About the Execution of 2023-gold for StigmergyCommit-PT-07a
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 1059.088 | 25741.00 | 53740.00 | 295.10 | FFFTTFTTTFTTTFTT | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r417-tall-171690555800109.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool gold2023
Input is StigmergyCommit-PT-07a, examination is ReachabilityCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r417-tall-171690555800109
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 5.8M
-rw-r--r-- 1 mcc users 6.1K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 60K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.8K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 56K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 3.7K Apr 23 07:59 LTLCardinality.txt
-rw-r--r-- 1 mcc users 26K Apr 23 07:59 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.3K Apr 23 07:59 LTLFireability.txt
-rw-r--r-- 1 mcc users 16K Apr 23 07:59 LTLFireability.xml
-rw-r--r-- 1 mcc users 11K Apr 11 17:49 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 107K Apr 11 17:49 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 7.2K Apr 11 17:48 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 57K Apr 11 17:48 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.7K Apr 23 07:59 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.7K Apr 23 07:59 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:43 equiv_col
-rw-r--r-- 1 mcc users 4 May 18 16:43 instance
-rw-r--r-- 1 mcc users 6 May 18 16:43 iscolored
-rw-r--r-- 1 mcc users 5.4M May 18 16:43 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME StigmergyCommit-PT-07a-ReachabilityCardinality-2024-00
FORMULA_NAME StigmergyCommit-PT-07a-ReachabilityCardinality-2024-01
FORMULA_NAME StigmergyCommit-PT-07a-ReachabilityCardinality-2024-02
FORMULA_NAME StigmergyCommit-PT-07a-ReachabilityCardinality-2024-03
FORMULA_NAME StigmergyCommit-PT-07a-ReachabilityCardinality-2024-04
FORMULA_NAME StigmergyCommit-PT-07a-ReachabilityCardinality-2024-05
FORMULA_NAME StigmergyCommit-PT-07a-ReachabilityCardinality-2024-06
FORMULA_NAME StigmergyCommit-PT-07a-ReachabilityCardinality-2024-07
FORMULA_NAME StigmergyCommit-PT-07a-ReachabilityCardinality-2024-08
FORMULA_NAME StigmergyCommit-PT-07a-ReachabilityCardinality-2024-09
FORMULA_NAME StigmergyCommit-PT-07a-ReachabilityCardinality-2024-10
FORMULA_NAME StigmergyCommit-PT-07a-ReachabilityCardinality-2024-11
FORMULA_NAME StigmergyCommit-PT-07a-ReachabilityCardinality-2024-12
FORMULA_NAME StigmergyCommit-PT-07a-ReachabilityCardinality-2024-13
FORMULA_NAME StigmergyCommit-PT-07a-ReachabilityCardinality-2024-14
FORMULA_NAME StigmergyCommit-PT-07a-ReachabilityCardinality-2024-15
=== Now, execution of the tool begins
BK_START 1717115601007
bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=gold2023
BK_EXAMINATION=ReachabilityCardinality
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=StigmergyCommit-PT-07a
Applying reductions before tool lola
Invoking reducer
Running Version 202304061127
[2024-05-31 00:33:22] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, ReachabilityCardinality, -timeout, 360, -rebuildPNML]
[2024-05-31 00:33:22] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2024-05-31 00:33:23] [INFO ] Load time of PNML (sax parser for PT used): 444 ms
[2024-05-31 00:33:23] [INFO ] Transformed 292 places.
[2024-05-31 00:33:23] [INFO ] Transformed 7108 transitions.
[2024-05-31 00:33:23] [INFO ] Found NUPN structural information;
[2024-05-31 00:33:23] [INFO ] Parsed PT model containing 292 places and 7108 transitions and 108222 arcs in 565 ms.
Parsed 16 properties from file /home/mcc/execution/ReachabilityCardinality.xml in 17 ms.
Working with output stream class java.io.PrintStream
Ensure Unique test removed 6218 transitions
Reduce redundant transitions removed 6218 transitions.
FORMULA StigmergyCommit-PT-07a-ReachabilityCardinality-2024-01 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA StigmergyCommit-PT-07a-ReachabilityCardinality-2024-06 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA StigmergyCommit-PT-07a-ReachabilityCardinality-2024-07 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA StigmergyCommit-PT-07a-ReachabilityCardinality-2024-08 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA StigmergyCommit-PT-07a-ReachabilityCardinality-2024-11 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA StigmergyCommit-PT-07a-ReachabilityCardinality-2024-14 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
Incomplete random walk after 10000 steps, including 3 resets, run finished after 555 ms. (steps per millisecond=18 ) properties (out of 10) seen :1
FORMULA StigmergyCommit-PT-07a-ReachabilityCardinality-2024-05 FALSE TECHNIQUES TOPOLOGICAL RANDOM_WALK
Incomplete Best-First random walk after 10001 steps, including 3 resets, run finished after 19 ms. (steps per millisecond=526 ) properties (out of 9) seen :2
FORMULA StigmergyCommit-PT-07a-ReachabilityCardinality-2024-15 TRUE TECHNIQUES TOPOLOGICAL BESTFIRST_WALK
FORMULA StigmergyCommit-PT-07a-ReachabilityCardinality-2024-12 TRUE TECHNIQUES TOPOLOGICAL BESTFIRST_WALK
Incomplete Best-First random walk after 10000 steps, including 2 resets, run finished after 26 ms. (steps per millisecond=384 ) properties (out of 7) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 29 ms. (steps per millisecond=344 ) properties (out of 7) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 30 ms. (steps per millisecond=333 ) properties (out of 7) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 17 ms. (steps per millisecond=588 ) properties (out of 7) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 22 ms. (steps per millisecond=454 ) properties (out of 7) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 17 ms. (steps per millisecond=588 ) properties (out of 7) seen :0
Running SMT prover for 7 properties.
[2024-05-31 00:33:23] [INFO ] Flow matrix only has 866 transitions (discarded 24 similar events)
// Phase 1: matrix 866 rows 292 cols
[2024-05-31 00:33:23] [INFO ] Computed 9 invariants in 24 ms
[2024-05-31 00:33:24] [INFO ] [Real]Absence check using 9 positive place invariants in 10 ms returned sat
[2024-05-31 00:33:24] [INFO ] After 267ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:7
[2024-05-31 00:33:24] [INFO ] [Nat]Absence check using 9 positive place invariants in 7 ms returned sat
[2024-05-31 00:33:24] [INFO ] After 525ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :7
[2024-05-31 00:33:25] [INFO ] State equation strengthened by 621 read => feed constraints.
[2024-05-31 00:33:25] [INFO ] After 573ms SMT Verify possible using 621 Read/Feed constraints in natural domain returned unsat :0 sat :7
[2024-05-31 00:33:25] [INFO ] Deduced a trap composed of 16 places in 243 ms of which 5 ms to minimize.
[2024-05-31 00:33:26] [INFO ] Deduced a trap composed of 16 places in 249 ms of which 1 ms to minimize.
[2024-05-31 00:33:26] [INFO ] Deduced a trap composed of 16 places in 214 ms of which 1 ms to minimize.
[2024-05-31 00:33:26] [INFO ] Deduced a trap composed of 16 places in 174 ms of which 0 ms to minimize.
[2024-05-31 00:33:26] [INFO ] Deduced a trap composed of 17 places in 143 ms of which 1 ms to minimize.
[2024-05-31 00:33:27] [INFO ] Deduced a trap composed of 17 places in 118 ms of which 1 ms to minimize.
[2024-05-31 00:33:27] [INFO ] Deduced a trap composed of 18 places in 95 ms of which 1 ms to minimize.
[2024-05-31 00:33:27] [INFO ] Deduced a trap composed of 16 places in 79 ms of which 1 ms to minimize.
[2024-05-31 00:33:27] [INFO ] Trap strengthening procedure managed to obtain unsat after adding 8 trap constraints in 1638 ms
[2024-05-31 00:33:27] [INFO ] Deduced a trap composed of 17 places in 162 ms of which 0 ms to minimize.
[2024-05-31 00:33:27] [INFO ] Deduced a trap composed of 17 places in 134 ms of which 1 ms to minimize.
[2024-05-31 00:33:27] [INFO ] Deduced a trap composed of 19 places in 136 ms of which 0 ms to minimize.
[2024-05-31 00:33:28] [INFO ] Deduced a trap composed of 17 places in 113 ms of which 1 ms to minimize.
[2024-05-31 00:33:28] [INFO ] Deduced a trap composed of 17 places in 95 ms of which 0 ms to minimize.
[2024-05-31 00:33:28] [INFO ] Deduced a trap composed of 18 places in 83 ms of which 0 ms to minimize.
[2024-05-31 00:33:28] [INFO ] Deduced a trap composed of 16 places in 59 ms of which 0 ms to minimize.
[2024-05-31 00:33:28] [INFO ] Deduced a trap composed of 16 places in 67 ms of which 3 ms to minimize.
[2024-05-31 00:33:28] [INFO ] Deduced a trap composed of 16 places in 62 ms of which 0 ms to minimize.
[2024-05-31 00:33:28] [INFO ] Deduced a trap composed of 16 places in 66 ms of which 0 ms to minimize.
[2024-05-31 00:33:28] [INFO ] Trap strengthening (SAT) tested/added 11/10 trap constraints in 1437 ms
[2024-05-31 00:33:29] [INFO ] Deduced a trap composed of 17 places in 174 ms of which 1 ms to minimize.
[2024-05-31 00:33:29] [INFO ] Deduced a trap composed of 16 places in 143 ms of which 0 ms to minimize.
[2024-05-31 00:33:29] [INFO ] Deduced a trap composed of 19 places in 111 ms of which 1 ms to minimize.
[2024-05-31 00:33:29] [INFO ] Deduced a trap composed of 18 places in 109 ms of which 1 ms to minimize.
[2024-05-31 00:33:29] [INFO ] Deduced a trap composed of 16 places in 107 ms of which 1 ms to minimize.
[2024-05-31 00:33:29] [INFO ] Deduced a trap composed of 17 places in 100 ms of which 0 ms to minimize.
[2024-05-31 00:33:30] [INFO ] Deduced a trap composed of 16 places in 78 ms of which 0 ms to minimize.
[2024-05-31 00:33:30] [INFO ] Deduced a trap composed of 16 places in 82 ms of which 0 ms to minimize.
[2024-05-31 00:33:30] [INFO ] Trap strengthening procedure managed to obtain unsat after adding 8 trap constraints in 1221 ms
[2024-05-31 00:33:30] [INFO ] Deduced a trap composed of 18 places in 82 ms of which 0 ms to minimize.
[2024-05-31 00:33:30] [INFO ] Deduced a trap composed of 18 places in 66 ms of which 0 ms to minimize.
[2024-05-31 00:33:30] [INFO ] Deduced a trap composed of 18 places in 61 ms of which 1 ms to minimize.
[2024-05-31 00:33:30] [INFO ] Trap strengthening (SAT) tested/added 4/3 trap constraints in 371 ms
[2024-05-31 00:33:30] [INFO ] Deduced a trap composed of 16 places in 98 ms of which 1 ms to minimize.
[2024-05-31 00:33:30] [INFO ] Deduced a trap composed of 16 places in 80 ms of which 1 ms to minimize.
[2024-05-31 00:33:31] [INFO ] Deduced a trap composed of 16 places in 81 ms of which 0 ms to minimize.
[2024-05-31 00:33:31] [INFO ] Deduced a trap composed of 16 places in 62 ms of which 0 ms to minimize.
[2024-05-31 00:33:31] [INFO ] Deduced a trap composed of 16 places in 59 ms of which 1 ms to minimize.
[2024-05-31 00:33:31] [INFO ] Deduced a trap composed of 18 places in 65 ms of which 1 ms to minimize.
[2024-05-31 00:33:31] [INFO ] Trap strengthening procedure managed to obtain unsat after adding 6 trap constraints in 687 ms
[2024-05-31 00:33:31] [INFO ] After 6367ms SMT Verify possible using trap constraints in natural domain returned unsat :4 sat :3
Attempting to minimize the solution found.
Minimization took 215 ms.
[2024-05-31 00:33:31] [INFO ] After 7303ms SMT Verify possible using all constraints in natural domain returned unsat :4 sat :3
FORMULA StigmergyCommit-PT-07a-ReachabilityCardinality-2024-10 TRUE TECHNIQUES STRUCTURAL_REDUCTION TOPOLOGICAL SAT_SMT
FORMULA StigmergyCommit-PT-07a-ReachabilityCardinality-2024-04 TRUE TECHNIQUES STRUCTURAL_REDUCTION TOPOLOGICAL SAT_SMT
FORMULA StigmergyCommit-PT-07a-ReachabilityCardinality-2024-02 FALSE TECHNIQUES STRUCTURAL_REDUCTION TOPOLOGICAL SAT_SMT
FORMULA StigmergyCommit-PT-07a-ReachabilityCardinality-2024-00 FALSE TECHNIQUES STRUCTURAL_REDUCTION TOPOLOGICAL SAT_SMT
Fused 7 Parikh solutions to 3 different solutions.
Parikh walk visited 0 properties in 19 ms.
Support contains 39 out of 292 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 292/292 places, 890/890 transitions.
Graph (complete) has 651 edges and 292 vertex of which 285 are kept as prefixes of interest. Removing 7 places using SCC suffix rule.7 ms
Discarding 7 places :
Also discarding 7 output transitions
Drop transitions removed 7 transitions
Drop transitions removed 23 transitions
Reduce isomorphic transitions removed 23 transitions.
Drop transitions removed 32 transitions
Trivial Post-agglo rules discarded 32 transitions
Performed 32 trivial Post agglomeration. Transition count delta: 32
Iterating post reduction 0 with 55 rules applied. Total rules applied 56 place count 285 transition count 828
Reduce places removed 32 places and 0 transitions.
Ensure Unique test removed 21 transitions
Reduce isomorphic transitions removed 21 transitions.
Drop transitions removed 7 transitions
Trivial Post-agglo rules discarded 7 transitions
Performed 7 trivial Post agglomeration. Transition count delta: 7
Iterating post reduction 1 with 60 rules applied. Total rules applied 116 place count 253 transition count 800
Reduce places removed 7 places and 0 transitions.
Performed 7 Post agglomeration using F-continuation condition.Transition count delta: 7
Iterating post reduction 2 with 14 rules applied. Total rules applied 130 place count 246 transition count 793
Reduce places removed 7 places and 0 transitions.
Ensure Unique test removed 4 transitions
Reduce isomorphic transitions removed 4 transitions.
Iterating post reduction 3 with 11 rules applied. Total rules applied 141 place count 239 transition count 789
Performed 40 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 4 with 40 Pre rules applied. Total rules applied 141 place count 239 transition count 749
Deduced a syphon composed of 40 places in 0 ms
Reduce places removed 40 places and 0 transitions.
Iterating global reduction 4 with 80 rules applied. Total rules applied 221 place count 199 transition count 749
Discarding 37 places :
Symmetric choice reduction at 4 with 37 rule applications. Total rules 258 place count 162 transition count 712
Iterating global reduction 4 with 37 rules applied. Total rules applied 295 place count 162 transition count 712
Discarding 33 places :
Symmetric choice reduction at 4 with 33 rule applications. Total rules 328 place count 129 transition count 679
Iterating global reduction 4 with 33 rules applied. Total rules applied 361 place count 129 transition count 679
Ensure Unique test removed 38 transitions
Reduce isomorphic transitions removed 38 transitions.
Iterating post reduction 4 with 38 rules applied. Total rules applied 399 place count 129 transition count 641
Discarding 1 places :
Symmetric choice reduction at 5 with 1 rule applications. Total rules 400 place count 128 transition count 640
Iterating global reduction 5 with 1 rules applied. Total rules applied 401 place count 128 transition count 640
Discarding 1 places :
Symmetric choice reduction at 5 with 1 rule applications. Total rules 402 place count 127 transition count 639
Iterating global reduction 5 with 1 rules applied. Total rules applied 403 place count 127 transition count 639
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 5 with 1 rules applied. Total rules applied 404 place count 127 transition count 638
Performed 12 Post agglomeration using F-continuation condition.Transition count delta: 12
Deduced a syphon composed of 12 places in 1 ms
Reduce places removed 12 places and 0 transitions.
Iterating global reduction 6 with 24 rules applied. Total rules applied 428 place count 115 transition count 626
Drop transitions removed 4 transitions
Ensure Unique test removed 3 transitions
Reduce isomorphic transitions removed 7 transitions.
Iterating post reduction 6 with 7 rules applied. Total rules applied 435 place count 115 transition count 619
Discarding 5 places :
Symmetric choice reduction at 7 with 5 rule applications. Total rules 440 place count 110 transition count 614
Iterating global reduction 7 with 5 rules applied. Total rules applied 445 place count 110 transition count 614
Discarding 4 places :
Symmetric choice reduction at 7 with 4 rule applications. Total rules 449 place count 106 transition count 610
Iterating global reduction 7 with 4 rules applied. Total rules applied 453 place count 106 transition count 610
Discarding 1 places :
Symmetric choice reduction at 7 with 1 rule applications. Total rules 454 place count 105 transition count 609
Iterating global reduction 7 with 1 rules applied. Total rules applied 455 place count 105 transition count 609
Drop transitions removed 8 transitions
Redundant transition composition rules discarded 8 transitions
Iterating global reduction 7 with 8 rules applied. Total rules applied 463 place count 105 transition count 601
Free-agglomeration rule applied 1 times.
Iterating global reduction 7 with 1 rules applied. Total rules applied 464 place count 105 transition count 600
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 7 with 1 rules applied. Total rules applied 465 place count 104 transition count 600
Partial Free-agglomeration rule applied 3 times.
Drop transitions removed 3 transitions
Iterating global reduction 8 with 3 rules applied. Total rules applied 468 place count 104 transition count 600
Drop transitions removed 2 transitions
Redundant transition composition rules discarded 2 transitions
Iterating global reduction 8 with 2 rules applied. Total rules applied 470 place count 104 transition count 598
Applied a total of 470 rules in 489 ms. Remains 104 /292 variables (removed 188) and now considering 598/890 (removed 292) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 489 ms. Remains : 104/292 places, 598/890 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 398 ms. (steps per millisecond=25 ) properties (out of 3) seen :2
FORMULA StigmergyCommit-PT-07a-ReachabilityCardinality-2024-09 FALSE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA StigmergyCommit-PT-07a-ReachabilityCardinality-2024-03 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=1250 ) properties (out of 1) seen :0
Running SMT prover for 1 properties.
// Phase 1: matrix 598 rows 104 cols
[2024-05-31 00:33:32] [INFO ] Computed 7 invariants in 7 ms
[2024-05-31 00:33:32] [INFO ] After 33ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:1
[2024-05-31 00:33:32] [INFO ] [Nat]Absence check using 7 positive place invariants in 1 ms returned sat
[2024-05-31 00:33:32] [INFO ] After 103ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :1
[2024-05-31 00:33:32] [INFO ] State equation strengthened by 547 read => feed constraints.
[2024-05-31 00:33:32] [INFO ] After 81ms SMT Verify possible using 547 Read/Feed constraints in natural domain returned unsat :0 sat :1
[2024-05-31 00:33:32] [INFO ] Deduced a trap composed of 12 places in 123 ms of which 1 ms to minimize.
[2024-05-31 00:33:33] [INFO ] Deduced a trap composed of 8 places in 106 ms of which 0 ms to minimize.
[2024-05-31 00:33:33] [INFO ] Deduced a trap composed of 9 places in 90 ms of which 0 ms to minimize.
[2024-05-31 00:33:33] [INFO ] Deduced a trap composed of 11 places in 80 ms of which 1 ms to minimize.
[2024-05-31 00:33:33] [INFO ] Deduced a trap composed of 7 places in 75 ms of which 1 ms to minimize.
[2024-05-31 00:33:33] [INFO ] Deduced a trap composed of 8 places in 63 ms of which 1 ms to minimize.
[2024-05-31 00:33:33] [INFO ] Deduced a trap composed of 7 places in 103 ms of which 1 ms to minimize.
[2024-05-31 00:33:33] [INFO ] Deduced a trap composed of 7 places in 94 ms of which 0 ms to minimize.
[2024-05-31 00:33:33] [INFO ] Deduced a trap composed of 7 places in 83 ms of which 1 ms to minimize.
[2024-05-31 00:33:33] [INFO ] Deduced a trap composed of 7 places in 62 ms of which 0 ms to minimize.
[2024-05-31 00:33:33] [INFO ] Deduced a trap composed of 7 places in 53 ms of which 0 ms to minimize.
[2024-05-31 00:33:34] [INFO ] Trap strengthening (SAT) tested/added 12/11 trap constraints in 1209 ms
[2024-05-31 00:33:34] [INFO ] After 1309ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :1
Attempting to minimize the solution found.
Minimization took 22 ms.
[2024-05-31 00:33:34] [INFO ] After 1484ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :1
Finished Parikh walk after 42 steps, including 0 resets, run visited all 1 properties in 2 ms. (steps per millisecond=21 )
FORMULA StigmergyCommit-PT-07a-ReachabilityCardinality-2024-13 FALSE TECHNIQUES TOPOLOGICAL PARIKH_WALK
Parikh walk visited 1 properties in 2 ms.
All properties solved without resorting to model-checking.
Total runtime 11561 ms.
starting LoLA
BK_INPUT StigmergyCommit-PT-07a
BK_EXAMINATION: ReachabilityCardinality
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution
ReachabilityCardinality
FORMULA StigmergyCommit-PT-07a-ReachabilityCardinality-2024-02 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA StigmergyCommit-PT-07a-ReachabilityCardinality-2024-08 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA StigmergyCommit-PT-07a-ReachabilityCardinality-2024-03 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA StigmergyCommit-PT-07a-ReachabilityCardinality-2024-05 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA StigmergyCommit-PT-07a-ReachabilityCardinality-2024-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA StigmergyCommit-PT-07a-ReachabilityCardinality-2024-15 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA StigmergyCommit-PT-07a-ReachabilityCardinality-2024-09 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA StigmergyCommit-PT-07a-ReachabilityCardinality-2024-11 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA StigmergyCommit-PT-07a-ReachabilityCardinality-2024-00 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA StigmergyCommit-PT-07a-ReachabilityCardinality-2024-01 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA StigmergyCommit-PT-07a-ReachabilityCardinality-2024-06 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA StigmergyCommit-PT-07a-ReachabilityCardinality-2024-07 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA StigmergyCommit-PT-07a-ReachabilityCardinality-2024-04 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA StigmergyCommit-PT-07a-ReachabilityCardinality-2024-10 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA StigmergyCommit-PT-07a-ReachabilityCardinality-2024-12 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA StigmergyCommit-PT-07a-ReachabilityCardinality-2024-14 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1717115626748
--------------------
content from stderr:
+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202304061127.jar
+ VERSION=202304061127
+ echo 'Running Version 202304061127'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination ReachabilityCardinality -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/ReachabilityCardinality.xml
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 52 (type EXCL) for 6 StigmergyCommit-PT-07a-ReachabilityCardinality-2024-02
lola: time limit : 224 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 48 (type FNDP) for 6 StigmergyCommit-PT-07a-ReachabilityCardinality-2024-02
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 49 (type EQUN) for 6 StigmergyCommit-PT-07a-ReachabilityCardinality-2024-02
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 51 (type SRCH) for 6 StigmergyCommit-PT-07a-ReachabilityCardinality-2024-02
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: FINISHED task # 51 (type SRCH) for StigmergyCommit-PT-07a-ReachabilityCardinality-2024-02
lola: result : false
lola: markings : 45
lola: fired transitions : 71
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 48 (type FNDP) for StigmergyCommit-PT-07a-ReachabilityCardinality-2024-02 (obsolete)
lola: CANCELED task # 49 (type EQUN) for StigmergyCommit-PT-07a-ReachabilityCardinality-2024-02 (obsolete)
lola: CANCELED task # 52 (type EXCL) for StigmergyCommit-PT-07a-ReachabilityCardinality-2024-02 (obsolete)
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 59 (type EXCL) for 24 StigmergyCommit-PT-07a-ReachabilityCardinality-2024-08
lola: time limit : 239 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 55 (type FNDP) for 24 StigmergyCommit-PT-07a-ReachabilityCardinality-2024-08
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 56 (type EQUN) for 24 StigmergyCommit-PT-07a-ReachabilityCardinality-2024-08
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 58 (type SRCH) for 24 StigmergyCommit-PT-07a-ReachabilityCardinality-2024-08
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 58 (type SRCH) for StigmergyCommit-PT-07a-ReachabilityCardinality-2024-08
lola: result : false
lola: markings : 27
lola: fired transitions : 40
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 55 (type FNDP) for StigmergyCommit-PT-07a-ReachabilityCardinality-2024-08 (obsolete)
lola: CANCELED task # 56 (type EQUN) for StigmergyCommit-PT-07a-ReachabilityCardinality-2024-08 (obsolete)
lola: CANCELED task # 59 (type EXCL) for StigmergyCommit-PT-07a-ReachabilityCardinality-2024-08 (obsolete)
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-49.sara.
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-56.sara.
sara: place or transition ordering is non-deterministic
sara: place or transition ordering is non-deterministic
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 65 (type EXCL) for 9 StigmergyCommit-PT-07a-ReachabilityCardinality-2024-03
lola: time limit : 256 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 61 (type FNDP) for 9 StigmergyCommit-PT-07a-ReachabilityCardinality-2024-03
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 62 (type EQUN) for 9 StigmergyCommit-PT-07a-ReachabilityCardinality-2024-03
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 64 (type SRCH) for 9 StigmergyCommit-PT-07a-ReachabilityCardinality-2024-03
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: FINISHED task # 64 (type SRCH) for StigmergyCommit-PT-07a-ReachabilityCardinality-2024-03
lola: result : true
lola: markings : 35
lola: fired transitions : 34
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 61 (type FNDP) for StigmergyCommit-PT-07a-ReachabilityCardinality-2024-03 (obsolete)
lola: CANCELED task # 62 (type EQUN) for StigmergyCommit-PT-07a-ReachabilityCardinality-2024-03 (obsolete)
lola: CANCELED task # 65 (type EXCL) for StigmergyCommit-PT-07a-ReachabilityCardinality-2024-03 (obsolete)
lola: FINISHED task # 61 (type FNDP) for StigmergyCommit-PT-07a-ReachabilityCardinality-2024-03
lola: result : true
lola: fired transitions : 33
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: FINISHED task # 56 (type EQUN) for StigmergyCommit-PT-07a-ReachabilityCardinality-2024-08
lola: result : false
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 72 (type EXCL) for 15 StigmergyCommit-PT-07a-ReachabilityCardinality-2024-05
lola: time limit : 299 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 68 (type FNDP) for 15 StigmergyCommit-PT-07a-ReachabilityCardinality-2024-05
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 69 (type EQUN) for 15 StigmergyCommit-PT-07a-ReachabilityCardinality-2024-05
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 71 (type SRCH) for 15 StigmergyCommit-PT-07a-ReachabilityCardinality-2024-05
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 71 (type SRCH) for StigmergyCommit-PT-07a-ReachabilityCardinality-2024-05
lola: result : true
lola: markings : 2
lola: fired transitions : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 68 (type FNDP) for StigmergyCommit-PT-07a-ReachabilityCardinality-2024-05 (obsolete)
lola: CANCELED task # 69 (type EQUN) for StigmergyCommit-PT-07a-ReachabilityCardinality-2024-05 (obsolete)
lola: CANCELED task # 72 (type EXCL) for StigmergyCommit-PT-07a-ReachabilityCardinality-2024-05 (obsolete)
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-62.sara.
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
sara: place or transition ordering is non-deterministic
lola: LAUNCH task # 79 (type EXCL) for 39 StigmergyCommit-PT-07a-ReachabilityCardinality-2024-13
lola: time limit : 299 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 75 (type FNDP) for 39 StigmergyCommit-PT-07a-ReachabilityCardinality-2024-13
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 76 (type EQUN) for 39 StigmergyCommit-PT-07a-ReachabilityCardinality-2024-13
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 78 (type SRCH) for 39 StigmergyCommit-PT-07a-ReachabilityCardinality-2024-13
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 68 (type FNDP) for StigmergyCommit-PT-07a-ReachabilityCardinality-2024-05
lola: result : true
lola: tried executions : 1
lola: time used : 1.000000
lola: memory pages used : 0
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: FINISHED task # 72 (type EXCL) for StigmergyCommit-PT-07a-ReachabilityCardinality-2024-05
lola: result : true
lola: markings : 2
lola: fired transitions : 1
lola: time used : 1.000000
lola: memory pages used : 1
lola: FINISHED task # 75 (type FNDP) for StigmergyCommit-PT-07a-ReachabilityCardinality-2024-13
lola: result : true
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: CANCELED task # 76 (type EQUN) for StigmergyCommit-PT-07a-ReachabilityCardinality-2024-13 (obsolete)
lola: CANCELED task # 78 (type SRCH) for StigmergyCommit-PT-07a-ReachabilityCardinality-2024-13 (obsolete)
lola: CANCELED task # 79 (type EXCL) for StigmergyCommit-PT-07a-ReachabilityCardinality-2024-13 (obsolete)
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 87 (type EXCL) for 45 StigmergyCommit-PT-07a-ReachabilityCardinality-2024-15
lola: time limit : 399 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 83 (type FNDP) for 45 StigmergyCommit-PT-07a-ReachabilityCardinality-2024-15
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 84 (type EQUN) for 45 StigmergyCommit-PT-07a-ReachabilityCardinality-2024-15
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 86 (type SRCH) for 45 StigmergyCommit-PT-07a-ReachabilityCardinality-2024-15
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-69.sara.
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
sara: place or transition ordering is non-deterministic
lola: FINISHED task # 86 (type SRCH) for StigmergyCommit-PT-07a-ReachabilityCardinality-2024-15
lola: result : true
lola: markings : 2
lola: fired transitions : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 83 (type FNDP) for StigmergyCommit-PT-07a-ReachabilityCardinality-2024-15 (obsolete)
lola: CANCELED task # 84 (type EQUN) for StigmergyCommit-PT-07a-ReachabilityCardinality-2024-15 (obsolete)
lola: CANCELED task # 87 (type EXCL) for StigmergyCommit-PT-07a-ReachabilityCardinality-2024-15 (obsolete)
lola: LAUNCH task # 117 (type EXCL) for 0 StigmergyCommit-PT-07a-ReachabilityCardinality-2024-00
lola: time limit : 359 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 94 (type FNDP) for 27 StigmergyCommit-PT-07a-ReachabilityCardinality-2024-09
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 100 (type EQUN) for 27 StigmergyCommit-PT-07a-ReachabilityCardinality-2024-09
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 102 (type FNDP) for 42 StigmergyCommit-PT-07a-ReachabilityCardinality-2024-14
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 87 (type EXCL) for StigmergyCommit-PT-07a-ReachabilityCardinality-2024-15
lola: result : true
lola: markings : 2
lola: fired transitions : 1
lola: time used : 0.000000
lola: memory pages used : 1
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-76.sara.
sara: place or transition ordering is non-deterministic
lola: FINISHED task # 69 (type EQUN) for StigmergyCommit-PT-07a-ReachabilityCardinality-2024-05
lola: result : true
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: FINISHED task # 83 (type FNDP) for StigmergyCommit-PT-07a-ReachabilityCardinality-2024-15
lola: result : true
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: FINISHED task # 94 (type FNDP) for StigmergyCommit-PT-07a-ReachabilityCardinality-2024-09
lola: result : true
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: CANCELED task # 100 (type EQUN) for StigmergyCommit-PT-07a-ReachabilityCardinality-2024-09 (obsolete)
lola: LAUNCH task # 110 (type FNDP) for 33 StigmergyCommit-PT-07a-ReachabilityCardinality-2024-11
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 119 (type EQUN) for 33 StigmergyCommit-PT-07a-ReachabilityCardinality-2024-11
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-84.sara.
sara: place or transition ordering is non-deterministic
lola: FINISHED task # 76 (type EQUN) for StigmergyCommit-PT-07a-ReachabilityCardinality-2024-13
lola: result : true
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-119.sara.
sara: place or transition ordering is non-deterministic
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-100.sara.
sara: place or transition ordering is non-deterministic
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: FINISHED task # 100 (type EQUN) for StigmergyCommit-PT-07a-ReachabilityCardinality-2024-09
lola: result : true
lola: FINISHED task # 84 (type EQUN) for StigmergyCommit-PT-07a-ReachabilityCardinality-2024-15
lola: result : true
lola: FINISHED task # 119 (type EQUN) for StigmergyCommit-PT-07a-ReachabilityCardinality-2024-11
lola: result : false
lola: CANCELED task # 110 (type FNDP) for StigmergyCommit-PT-07a-ReachabilityCardinality-2024-11 (obsolete)
lola: LAUNCH task # 148 (type FNDP) for 3 StigmergyCommit-PT-07a-ReachabilityCardinality-2024-01
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 149 (type EQUN) for 3 StigmergyCommit-PT-07a-ReachabilityCardinality-2024-01
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 110 (type FNDP) for StigmergyCommit-PT-07a-ReachabilityCardinality-2024-11
lola: result : unknown
lola: fired transitions : 62050
lola: tried executions : 2
lola: time used : 0.000000
lola: memory pages used : 0
lola: rewrite Frontend/Parser/formula_rewrite.k:711
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-149.sara.
sara: place or transition ordering is non-deterministic
lola: FINISHED task # 117 (type EXCL) for StigmergyCommit-PT-07a-ReachabilityCardinality-2024-00
lola: result : false
lola: markings : 610
lola: fired transitions : 1678
lola: time used : 1.000000
lola: memory pages used : 1
lola: LAUNCH task # 139 (type EXCL) for 18 StigmergyCommit-PT-07a-ReachabilityCardinality-2024-06
lola: time limit : 513 sec
lola: memory limit: 32 pages
lola: FINISHED task # 149 (type EQUN) for StigmergyCommit-PT-07a-ReachabilityCardinality-2024-01
lola: result : false
lola: CANCELED task # 148 (type FNDP) for StigmergyCommit-PT-07a-ReachabilityCardinality-2024-01 (obsolete)
lola: LAUNCH task # 128 (type FNDP) for 36 StigmergyCommit-PT-07a-ReachabilityCardinality-2024-12
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 129 (type EQUN) for 36 StigmergyCommit-PT-07a-ReachabilityCardinality-2024-12
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 148 (type FNDP) for StigmergyCommit-PT-07a-ReachabilityCardinality-2024-01
lola: result : unknown
lola: fired transitions : 6763
lola: tried executions : 2255
lola: time used : 1.000000
lola: memory pages used : 0
lola: rewrite Frontend/Parser/formula_rewrite.k:711
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-129.sara.
lola: FINISHED task # 139 (type EXCL) for StigmergyCommit-PT-07a-ReachabilityCardinality-2024-06
lola: result : false
lola: markings : 642
lola: fired transitions : 1709
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 99 (type EXCL) for 21 StigmergyCommit-PT-07a-ReachabilityCardinality-2024-07
lola: time limit : 718 sec
lola: memory limit: 32 pages
sara: place or transition ordering is non-deterministic
lola: FINISHED task # 99 (type EXCL) for StigmergyCommit-PT-07a-ReachabilityCardinality-2024-07
lola: result : false
lola: markings : 615
lola: fired transitions : 1682
lola: time used : 1.000000
lola: memory pages used : 1
lola: LAUNCH task # 104 (type EXCL) for 12 StigmergyCommit-PT-07a-ReachabilityCardinality-2024-04
lola: time limit : 897 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-07a-ReachabilityCardinality-2024-00: EF false tandem / relaxed
StigmergyCommit-PT-07a-ReachabilityCardinality-2024-01: EF false state equation
StigmergyCommit-PT-07a-ReachabilityCardinality-2024-02: EF false tandem / insertion
StigmergyCommit-PT-07a-ReachabilityCardinality-2024-03: EF true tandem / insertion
StigmergyCommit-PT-07a-ReachabilityCardinality-2024-05: AG false tandem / insertion
StigmergyCommit-PT-07a-ReachabilityCardinality-2024-06: AG true tandem / relaxed
StigmergyCommit-PT-07a-ReachabilityCardinality-2024-07: AG true tandem / relaxed
StigmergyCommit-PT-07a-ReachabilityCardinality-2024-08: AG true tandem / insertion
StigmergyCommit-PT-07a-ReachabilityCardinality-2024-09: AG false findpath
StigmergyCommit-PT-07a-ReachabilityCardinality-2024-11: AG true state equation
StigmergyCommit-PT-07a-ReachabilityCardinality-2024-13: AG false findpath
StigmergyCommit-PT-07a-ReachabilityCardinality-2024-15: EF true tandem / insertion
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-07a-ReachabilityCardinality-2024-04: AG 0 4 1 0 1 0 0 0
StigmergyCommit-PT-07a-ReachabilityCardinality-2024-10: AG 0 5 0 0 1 0 0 0
StigmergyCommit-PT-07a-ReachabilityCardinality-2024-12: EF 0 3 2 0 1 0 0 0
StigmergyCommit-PT-07a-ReachabilityCardinality-2024-14: AG 0 4 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
102 EF FNDP 3/716 0/5 StigmergyCommit-PT-07a-ReachabilityCardinality-2024-14 7834531 t fired, 8 attempts, .
104 EF EXCL 1/897 1/32 StigmergyCommit-PT-07a-ReachabilityCardinality-2024-04 781 m, 156 m/sec, 1170 t fired, .
128 EF FNDP 2/717 0/5 StigmergyCommit-PT-07a-ReachabilityCardinality-2024-12 8794 t fired, 1 attempts, .
129 EF STEQ 2/597 0/5 StigmergyCommit-PT-07a-ReachabilityCardinality-2024-12 sara is running.
Time elapsed: 10 secs. Pages in use: 3
# running tasks: 4 of 4 Visible: 16
lola: FINISHED task # 104 (type EXCL) for StigmergyCommit-PT-07a-ReachabilityCardinality-2024-04
lola: result : false
lola: markings : 1066
lola: fired transitions : 1627
lola: time used : 1.000000
lola: memory pages used : 1
lola: LAUNCH task # 146 (type EXCL) for 30 StigmergyCommit-PT-07a-ReachabilityCardinality-2024-10
lola: time limit : 1196 sec
lola: memory limit: 32 pages
lola: FINISHED task # 146 (type EXCL) for StigmergyCommit-PT-07a-ReachabilityCardinality-2024-10
lola: result : false
lola: markings : 717
lola: fired transitions : 1272
lola: time used : 1.000000
lola: memory pages used : 1
lola: LAUNCH task # 132 (type EXCL) for 36 StigmergyCommit-PT-07a-ReachabilityCardinality-2024-12
lola: time limit : 1794 sec
lola: memory limit: 32 pages
lola: FINISHED task # 132 (type EXCL) for StigmergyCommit-PT-07a-ReachabilityCardinality-2024-12
lola: result : true
lola: markings : 36
lola: fired transitions : 36
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 128 (type FNDP) for StigmergyCommit-PT-07a-ReachabilityCardinality-2024-12 (obsolete)
lola: CANCELED task # 129 (type EQUN) for StigmergyCommit-PT-07a-ReachabilityCardinality-2024-12 (obsolete)
lola: LAUNCH task # 126 (type EXCL) for 42 StigmergyCommit-PT-07a-ReachabilityCardinality-2024-14
lola: time limit : 3589 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 112 (type EQUN) for 42 StigmergyCommit-PT-07a-ReachabilityCardinality-2024-14
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 125 (type SRCH) for 42 StigmergyCommit-PT-07a-ReachabilityCardinality-2024-14
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 129 (type EQUN) for StigmergyCommit-PT-07a-ReachabilityCardinality-2024-12
lola: result : unknown
lola: FINISHED task # 125 (type SRCH) for StigmergyCommit-PT-07a-ReachabilityCardinality-2024-14
lola: result : false
lola: markings : 2
lola: fired transitions : 2
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 102 (type FNDP) for StigmergyCommit-PT-07a-ReachabilityCardinality-2024-14 (obsolete)
lola: CANCELED task # 112 (type EQUN) for StigmergyCommit-PT-07a-ReachabilityCardinality-2024-14 (obsolete)
lola: CANCELED task # 126 (type EXCL) for StigmergyCommit-PT-07a-ReachabilityCardinality-2024-14 (obsolete)
lola: Portfolio finished: no open formulas
FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-07a-ReachabilityCardinality-2024-00: EF false tandem / relaxed
StigmergyCommit-PT-07a-ReachabilityCardinality-2024-01: EF false state equation
StigmergyCommit-PT-07a-ReachabilityCardinality-2024-02: EF false tandem / insertion
StigmergyCommit-PT-07a-ReachabilityCardinality-2024-03: EF true tandem / insertion
StigmergyCommit-PT-07a-ReachabilityCardinality-2024-04: AG true tandem / relaxed
StigmergyCommit-PT-07a-ReachabilityCardinality-2024-05: AG false tandem / insertion
StigmergyCommit-PT-07a-ReachabilityCardinality-2024-06: AG true tandem / relaxed
StigmergyCommit-PT-07a-ReachabilityCardinality-2024-07: AG true tandem / relaxed
StigmergyCommit-PT-07a-ReachabilityCardinality-2024-08: AG true tandem / insertion
StigmergyCommit-PT-07a-ReachabilityCardinality-2024-09: AG false findpath
StigmergyCommit-PT-07a-ReachabilityCardinality-2024-10: AG true tandem / relaxed
StigmergyCommit-PT-07a-ReachabilityCardinality-2024-11: AG true state equation
StigmergyCommit-PT-07a-ReachabilityCardinality-2024-12: EF true tandem / relaxed
StigmergyCommit-PT-07a-ReachabilityCardinality-2024-13: AG false findpath
StigmergyCommit-PT-07a-ReachabilityCardinality-2024-14: AG true tandem / insertion
StigmergyCommit-PT-07a-ReachabilityCardinality-2024-15: EF true tandem / insertion
Time elapsed: 11 secs. Pages in use: 3
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="StigmergyCommit-PT-07a"
export BK_EXAMINATION="ReachabilityCardinality"
export BK_TOOL="gold2023"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool gold2023"
echo " Input is StigmergyCommit-PT-07a, examination is ReachabilityCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r417-tall-171690555800109"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/StigmergyCommit-PT-07a.tgz
mv StigmergyCommit-PT-07a execution
cd execution
if [ "ReachabilityCardinality" = "ReachabilityDeadlock" ] || [ "ReachabilityCardinality" = "UpperBounds" ] || [ "ReachabilityCardinality" = "QuasiLiveness" ] || [ "ReachabilityCardinality" = "StableMarking" ] || [ "ReachabilityCardinality" = "Liveness" ] || [ "ReachabilityCardinality" = "OneSafe" ] || [ "ReachabilityCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "ReachabilityCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "ReachabilityCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "ReachabilityCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property ReachabilityCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "ReachabilityCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "ReachabilityCardinality" = "ReachabilityDeadlock" ] || [ "ReachabilityCardinality" = "QuasiLiveness" ] || [ "ReachabilityCardinality" = "StableMarking" ] || [ "ReachabilityCardinality" = "Liveness" ] || [ "ReachabilityCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME ReachabilityCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;