About the Execution of LoLA for Szymanski-PT-b12
Execution Summary | |||||
Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
16204.151 | 2563920.00 | 8906590.00 | 2035.50 | ???F???????????? | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r401-tall-171690535400900.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
...........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is Szymanski-PT-b12, examination is LTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r401-tall-171690535400900
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 4.0M
-rw-r--r-- 1 mcc users 7.6K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 84K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 6.6K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 64K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 3.4K May 19 07:17 LTLCardinality.txt
-rw-r--r-- 1 mcc users 25K May 19 16:45 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.0K May 19 07:37 LTLFireability.txt
-rw-r--r-- 1 mcc users 16K May 19 19:28 LTLFireability.xml
-rw-r--r-- 1 mcc users 7.3K Apr 11 15:07 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 69K Apr 11 15:07 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 7.9K May 14 13:22 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 65K May 14 13:22 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Apr 23 08:02 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K Apr 23 08:02 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:43 equiv_col
-rw-r--r-- 1 mcc users 4 May 18 16:43 instance
-rw-r--r-- 1 mcc users 6 May 18 16:43 iscolored
-rw-r--r-- 1 mcc users 3.7M May 18 16:43 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME Szymanski-PT-b12-LTLFireability-00
FORMULA_NAME Szymanski-PT-b12-LTLFireability-01
FORMULA_NAME Szymanski-PT-b12-LTLFireability-02
FORMULA_NAME Szymanski-PT-b12-LTLFireability-03
FORMULA_NAME Szymanski-PT-b12-LTLFireability-04
FORMULA_NAME Szymanski-PT-b12-LTLFireability-05
FORMULA_NAME Szymanski-PT-b12-LTLFireability-06
FORMULA_NAME Szymanski-PT-b12-LTLFireability-07
FORMULA_NAME Szymanski-PT-b12-LTLFireability-08
FORMULA_NAME Szymanski-PT-b12-LTLFireability-09
FORMULA_NAME Szymanski-PT-b12-LTLFireability-10
FORMULA_NAME Szymanski-PT-b12-LTLFireability-11
FORMULA_NAME Szymanski-PT-b12-LTLFireability-12
FORMULA_NAME Szymanski-PT-b12-LTLFireability-13
FORMULA_NAME Szymanski-PT-b12-LTLFireability-14
FORMULA_NAME Szymanski-PT-b12-LTLFireability-15
=== Now, execution of the tool begins
BK_START 1717195428135
FORMULA Szymanski-PT-b12-LTLFireability-03 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1717197992055
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLFireability.xml[0m
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-03: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 10 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] Rule S: 256 transitions removed,260 places removed
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-12: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 15 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-12: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 20 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 22 (type EXCL) for 19 Szymanski-PT-b12-LTLFireability-05
[[35mlola[0m][I] time limit : 188 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 64 (type EQUN) for 44 Szymanski-PT-b12-LTLFireability-12
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 66 (type FNDP) for 9 Szymanski-PT-b12-LTLFireability-03
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 67 (type EQUN) for 9 Szymanski-PT-b12-LTLFireability-03
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 66 (type FNDP) for Szymanski-PT-b12-LTLFireability-03
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 1
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][W] CANCELED task # 67 (type EQUN) for Szymanski-PT-b12-LTLFireability-03 (obsolete)
[[35mlola[0m][I] FINISHED task # 67 (type EQUN) for Szymanski-PT-b12-LTLFireability-03
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-12: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 2/210 1/2000 Szymanski-PT-b12-LTLFireability-05 664 m, 132 m/sec, 912 t fired, .
[[35mlola[0m][.] 64 EF STEQ 2/3577 0/5 Szymanski-PT-b12-LTLFireability-12 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 25 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-12: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 7/210 1/2000 Szymanski-PT-b12-LTLFireability-05 1615 m, 190 m/sec, 2290 t fired, .
[[35mlola[0m][.] 64 EF STEQ 7/3577 0/5 Szymanski-PT-b12-LTLFireability-12 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 30 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 64 (type EQUN) for Szymanski-PT-b12-LTLFireability-12
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-12: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 12/210 1/2000 Szymanski-PT-b12-LTLFireability-05 2634 m, 203 m/sec, 3785 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 35 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-12: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 17/210 1/2000 Szymanski-PT-b12-LTLFireability-05 3389 m, 151 m/sec, 4899 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 40 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-12: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 22/210 1/2000 Szymanski-PT-b12-LTLFireability-05 4462 m, 214 m/sec, 6468 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 45 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-12: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 27/210 1/2000 Szymanski-PT-b12-LTLFireability-05 5098 m, 127 m/sec, 7390 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 50 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-12: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 32/210 1/2000 Szymanski-PT-b12-LTLFireability-05 5813 m, 143 m/sec, 8461 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 55 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-12: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 37/210 1/2000 Szymanski-PT-b12-LTLFireability-05 6970 m, 231 m/sec, 10174 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 60 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-12: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 42/210 1/2000 Szymanski-PT-b12-LTLFireability-05 7688 m, 143 m/sec, 11196 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 65 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-12: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 47/210 1/2000 Szymanski-PT-b12-LTLFireability-05 8283 m, 119 m/sec, 12070 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 70 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-12: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 52/210 1/2000 Szymanski-PT-b12-LTLFireability-05 9038 m, 151 m/sec, 13169 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 75 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-12: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 57/210 1/2000 Szymanski-PT-b12-LTLFireability-05 10068 m, 206 m/sec, 14730 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 80 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-12: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 62/210 1/2000 Szymanski-PT-b12-LTLFireability-05 11078 m, 202 m/sec, 16207 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 85 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-12: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 67/210 1/2000 Szymanski-PT-b12-LTLFireability-05 11761 m, 136 m/sec, 17202 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 90 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-12: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 72/210 1/2000 Szymanski-PT-b12-LTLFireability-05 12371 m, 122 m/sec, 18073 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 95 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-12: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 77/210 1/2000 Szymanski-PT-b12-LTLFireability-05 12978 m, 121 m/sec, 18979 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 100 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-12: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 82/210 1/2000 Szymanski-PT-b12-LTLFireability-05 13606 m, 125 m/sec, 19900 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 105 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-12: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 87/210 1/2000 Szymanski-PT-b12-LTLFireability-05 14291 m, 137 m/sec, 20926 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 110 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-12: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 92/210 1/2000 Szymanski-PT-b12-LTLFireability-05 15450 m, 231 m/sec, 22688 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 115 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-12: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 97/210 1/2000 Szymanski-PT-b12-LTLFireability-05 16533 m, 216 m/sec, 24271 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 120 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-12: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 102/210 1/2000 Szymanski-PT-b12-LTLFireability-05 17189 m, 131 m/sec, 25213 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 125 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-12: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 107/210 1/2000 Szymanski-PT-b12-LTLFireability-05 17802 m, 122 m/sec, 26105 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 130 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-12: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 112/210 1/2000 Szymanski-PT-b12-LTLFireability-05 18429 m, 125 m/sec, 27020 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 135 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-12: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 117/210 1/2000 Szymanski-PT-b12-LTLFireability-05 19078 m, 129 m/sec, 27968 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 140 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-12: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 122/210 1/2000 Szymanski-PT-b12-LTLFireability-05 19746 m, 133 m/sec, 28945 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 145 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-12: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 127/210 1/2000 Szymanski-PT-b12-LTLFireability-05 20425 m, 135 m/sec, 29941 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 150 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-12: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 132/210 1/2000 Szymanski-PT-b12-LTLFireability-05 21159 m, 146 m/sec, 31021 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 155 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-12: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 137/210 1/2000 Szymanski-PT-b12-LTLFireability-05 22287 m, 225 m/sec, 32757 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 160 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-12: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 142/210 1/2000 Szymanski-PT-b12-LTLFireability-05 23152 m, 173 m/sec, 34041 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 165 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-12: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 147/210 1/2000 Szymanski-PT-b12-LTLFireability-05 24250 m, 219 m/sec, 35623 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 170 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-12: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 152/210 1/2000 Szymanski-PT-b12-LTLFireability-05 24830 m, 116 m/sec, 36461 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 175 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-12: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 157/210 1/2000 Szymanski-PT-b12-LTLFireability-05 25439 m, 121 m/sec, 37359 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 180 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-12: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 162/210 1/2000 Szymanski-PT-b12-LTLFireability-05 26066 m, 125 m/sec, 38266 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 185 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-12: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 167/210 1/2000 Szymanski-PT-b12-LTLFireability-05 26714 m, 129 m/sec, 39229 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 190 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-12: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 172/210 1/2000 Szymanski-PT-b12-LTLFireability-05 27393 m, 135 m/sec, 40222 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 195 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-12: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 177/210 1/2000 Szymanski-PT-b12-LTLFireability-05 27851 m, 91 m/sec, 40912 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 200 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-12: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 182/210 1/2000 Szymanski-PT-b12-LTLFireability-05 28541 m, 138 m/sec, 41939 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 205 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-12: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 187/210 1/2000 Szymanski-PT-b12-LTLFireability-05 29259 m, 143 m/sec, 42989 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 210 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-12: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 192/210 1/2000 Szymanski-PT-b12-LTLFireability-05 29737 m, 95 m/sec, 43712 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 215 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-12: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 197/210 1/2000 Szymanski-PT-b12-LTLFireability-05 30503 m, 153 m/sec, 44859 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 220 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-12: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 202/210 1/2000 Szymanski-PT-b12-LTLFireability-05 31878 m, 275 m/sec, 46973 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 225 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-12: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 207/210 1/2000 Szymanski-PT-b12-LTLFireability-05 32562 m, 136 m/sec, 47985 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 230 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 22 (type EXCL) for Szymanski-PT-b12-LTLFireability-05 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 0 0 2 1 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-12: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 235 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 58 (type EXCL) for 57 Szymanski-PT-b12-LTLFireability-15
[[35mlola[0m][I] time limit : 210 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 22 (type EXCL) for 19 Szymanski-PT-b12-LTLFireability-05
[[35mlola[0m][I] time limit : 3365 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 58 (type EXCL) for Szymanski-PT-b12-LTLFireability-15
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 3
[[35mlola[0m][I] fired transitions : 2
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-12: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 5/210 1/5 Szymanski-PT-b12-LTLFireability-05 1256 m, -6261 m/sec, 1788 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 240 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-12: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 10/210 1/5 Szymanski-PT-b12-LTLFireability-05 2186 m, 186 m/sec, 3168 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 245 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-12: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 15/210 1/5 Szymanski-PT-b12-LTLFireability-05 2990 m, 160 m/sec, 4305 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 250 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-12: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 20/210 1/5 Szymanski-PT-b12-LTLFireability-05 4075 m, 217 m/sec, 5941 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 255 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-12: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 25/210 1/5 Szymanski-PT-b12-LTLFireability-05 4827 m, 150 m/sec, 6995 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 260 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-12: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 30/210 1/5 Szymanski-PT-b12-LTLFireability-05 5507 m, 136 m/sec, 7993 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 265 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-12: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 35/210 1/5 Szymanski-PT-b12-LTLFireability-05 6505 m, 199 m/sec, 9515 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 270 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-12: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 40/210 1/5 Szymanski-PT-b12-LTLFireability-05 7429 m, 184 m/sec, 10830 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 275 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-12: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 45/210 1/5 Szymanski-PT-b12-LTLFireability-05 8127 m, 139 m/sec, 11834 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 280 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-12: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 50/210 1/5 Szymanski-PT-b12-LTLFireability-05 8740 m, 122 m/sec, 12737 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 285 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-12: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 55/210 1/5 Szymanski-PT-b12-LTLFireability-05 9671 m, 186 m/sec, 14135 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 290 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-12: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 60/210 1/5 Szymanski-PT-b12-LTLFireability-05 10818 m, 229 m/sec, 15859 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 295 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-12: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 65/210 1/5 Szymanski-PT-b12-LTLFireability-05 11528 m, 142 m/sec, 16846 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 300 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-12: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 70/210 1/5 Szymanski-PT-b12-LTLFireability-05 12168 m, 128 m/sec, 17798 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 305 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-12: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 75/210 1/5 Szymanski-PT-b12-LTLFireability-05 12837 m, 133 m/sec, 18767 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 310 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-12: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 80/210 1/5 Szymanski-PT-b12-LTLFireability-05 13474 m, 127 m/sec, 19699 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 315 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-12: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 85/210 1/5 Szymanski-PT-b12-LTLFireability-05 14131 m, 131 m/sec, 20684 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 320 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-12: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 90/210 1/5 Szymanski-PT-b12-LTLFireability-05 15260 m, 225 m/sec, 22410 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 325 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-12: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 95/210 1/5 Szymanski-PT-b12-LTLFireability-05 16243 m, 196 m/sec, 23895 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 330 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-12: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 100/210 1/5 Szymanski-PT-b12-LTLFireability-05 17053 m, 162 m/sec, 25009 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 335 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-12: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 105/210 1/5 Szymanski-PT-b12-LTLFireability-05 17661 m, 121 m/sec, 25891 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 340 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-12: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 110/210 1/5 Szymanski-PT-b12-LTLFireability-05 18288 m, 125 m/sec, 26807 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 345 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-12: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 115/210 1/5 Szymanski-PT-b12-LTLFireability-05 18935 m, 129 m/sec, 27750 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 350 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-12: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 120/210 1/5 Szymanski-PT-b12-LTLFireability-05 19602 m, 133 m/sec, 28727 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 355 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-12: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 125/210 1/5 Szymanski-PT-b12-LTLFireability-05 20287 m, 137 m/sec, 29733 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 360 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-12: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 130/210 1/5 Szymanski-PT-b12-LTLFireability-05 20989 m, 140 m/sec, 30778 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 365 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-12: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 135/210 1/5 Szymanski-PT-b12-LTLFireability-05 21766 m, 155 m/sec, 31945 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 370 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-12: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 140/210 1/5 Szymanski-PT-b12-LTLFireability-05 22870 m, 220 m/sec, 33616 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 375 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-12: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 145/210 1/5 Szymanski-PT-b12-LTLFireability-05 24039 m, 233 m/sec, 35318 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 380 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-12: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 150/210 1/5 Szymanski-PT-b12-LTLFireability-05 24699 m, 132 m/sec, 36264 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 385 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-12: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 155/210 1/5 Szymanski-PT-b12-LTLFireability-05 25302 m, 120 m/sec, 37155 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 390 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-12: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 160/210 1/5 Szymanski-PT-b12-LTLFireability-05 25939 m, 127 m/sec, 38077 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 395 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-12: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 165/210 1/5 Szymanski-PT-b12-LTLFireability-05 26580 m, 128 m/sec, 39029 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 400 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-12: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 170/210 1/5 Szymanski-PT-b12-LTLFireability-05 27099 m, 103 m/sec, 39813 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 405 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-12: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 175/210 1/5 Szymanski-PT-b12-LTLFireability-05 27731 m, 126 m/sec, 40729 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 410 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-12: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 180/210 1/5 Szymanski-PT-b12-LTLFireability-05 28418 m, 137 m/sec, 41754 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 415 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-12: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 185/210 1/5 Szymanski-PT-b12-LTLFireability-05 29135 m, 143 m/sec, 42824 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 420 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-12: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 190/210 1/5 Szymanski-PT-b12-LTLFireability-05 29600 m, 93 m/sec, 43504 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 425 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-12: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 195/210 1/5 Szymanski-PT-b12-LTLFireability-05 30373 m, 154 m/sec, 44661 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 430 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-12: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 200/210 1/5 Szymanski-PT-b12-LTLFireability-05 31447 m, 214 m/sec, 46306 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 435 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-12: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 205/210 1/5 Szymanski-PT-b12-LTLFireability-05 32408 m, 192 m/sec, 47751 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 440 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-12: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 210/210 1/5 Szymanski-PT-b12-LTLFireability-05 33706 m, 259 m/sec, 49709 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 445 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 22 (type EXCL) for Szymanski-PT-b12-LTLFireability-05 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 0 0 2 1 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-12: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 450 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 55 (type EXCL) for 54 Szymanski-PT-b12-LTLFireability-14
[[35mlola[0m][I] time limit : 210 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 22 (type EXCL) for 19 Szymanski-PT-b12-LTLFireability-05
[[35mlola[0m][I] time limit : 3150 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 55 (type EXCL) for Szymanski-PT-b12-LTLFireability-14
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 3
[[35mlola[0m][I] fired transitions : 2
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-12: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 5/210 1/5 Szymanski-PT-b12-LTLFireability-05 1230 m, -6495 m/sec, 1762 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 455 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-12: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 10/210 1/5 Szymanski-PT-b12-LTLFireability-05 2141 m, 182 m/sec, 3096 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 460 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-12: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 15/210 1/5 Szymanski-PT-b12-LTLFireability-05 2959 m, 163 m/sec, 4258 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 465 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-12: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 20/210 1/5 Szymanski-PT-b12-LTLFireability-05 3967 m, 201 m/sec, 5779 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 470 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-12: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 25/210 1/5 Szymanski-PT-b12-LTLFireability-05 4787 m, 164 m/sec, 6934 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 475 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-12: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 30/210 1/5 Szymanski-PT-b12-LTLFireability-05 5446 m, 131 m/sec, 7914 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 480 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-12: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 35/210 1/5 Szymanski-PT-b12-LTLFireability-05 6394 m, 189 m/sec, 9346 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 485 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-12: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 40/210 1/5 Szymanski-PT-b12-LTLFireability-05 7360 m, 193 m/sec, 10726 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 490 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-12: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 45/210 1/5 Szymanski-PT-b12-LTLFireability-05 8037 m, 135 m/sec, 11726 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 495 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-12: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 50/210 1/5 Szymanski-PT-b12-LTLFireability-05 8652 m, 123 m/sec, 12604 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 500 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-12: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 55/210 1/5 Szymanski-PT-b12-LTLFireability-05 9349 m, 139 m/sec, 13638 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 505 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-12: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 60/210 1/5 Szymanski-PT-b12-LTLFireability-05 10491 m, 228 m/sec, 15378 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 510 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-12: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 65/210 1/5 Szymanski-PT-b12-LTLFireability-05 11411 m, 184 m/sec, 16669 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 515 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-12: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 70/210 1/5 Szymanski-PT-b12-LTLFireability-05 11979 m, 113 m/sec, 17510 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 520 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-12: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 75/210 1/5 Szymanski-PT-b12-LTLFireability-05 12565 m, 117 m/sec, 18366 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 525 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-12: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 80/210 1/5 Szymanski-PT-b12-LTLFireability-05 13205 m, 128 m/sec, 19324 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 530 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-12: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 85/210 1/5 Szymanski-PT-b12-LTLFireability-05 13821 m, 123 m/sec, 20226 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 535 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-12: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 90/210 1/5 Szymanski-PT-b12-LTLFireability-05 14712 m, 178 m/sec, 21570 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 540 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-12: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 95/210 1/5 Szymanski-PT-b12-LTLFireability-05 15705 m, 198 m/sec, 23080 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 545 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-12: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 100/210 1/5 Szymanski-PT-b12-LTLFireability-05 16807 m, 220 m/sec, 24675 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 550 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-12: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 105/210 1/5 Szymanski-PT-b12-LTLFireability-05 17458 m, 130 m/sec, 25607 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 555 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-12: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 110/210 1/5 Szymanski-PT-b12-LTLFireability-05 18090 m, 126 m/sec, 26513 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 560 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-12: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 115/210 1/5 Szymanski-PT-b12-LTLFireability-05 18721 m, 126 m/sec, 27445 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 565 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-12: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 120/210 1/5 Szymanski-PT-b12-LTLFireability-05 19351 m, 126 m/sec, 28383 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 570 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-12: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 125/210 1/5 Szymanski-PT-b12-LTLFireability-05 19879 m, 105 m/sec, 29148 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 575 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-12: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 130/210 1/5 Szymanski-PT-b12-LTLFireability-05 20541 m, 132 m/sec, 30121 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 580 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-12: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 135/210 1/5 Szymanski-PT-b12-LTLFireability-05 21291 m, 150 m/sec, 31221 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 585 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-12: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 140/210 1/5 Szymanski-PT-b12-LTLFireability-05 22554 m, 252 m/sec, 33138 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 590 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-12: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 145/210 1/5 Szymanski-PT-b12-LTLFireability-05 23422 m, 173 m/sec, 34455 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 595 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-12: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 150/210 1/5 Szymanski-PT-b12-LTLFireability-05 24434 m, 202 m/sec, 35897 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 600 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-12: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 155/210 1/5 Szymanski-PT-b12-LTLFireability-05 24923 m, 97 m/sec, 36599 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 605 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-12: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 160/210 1/5 Szymanski-PT-b12-LTLFireability-05 25495 m, 114 m/sec, 37445 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 610 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-12: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 165/210 1/5 Szymanski-PT-b12-LTLFireability-05 26113 m, 123 m/sec, 38341 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 615 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-12: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 170/210 1/5 Szymanski-PT-b12-LTLFireability-05 26746 m, 126 m/sec, 39278 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 620 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-12: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 175/210 1/5 Szymanski-PT-b12-LTLFireability-05 27409 m, 132 m/sec, 40243 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 625 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-12: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 180/210 1/5 Szymanski-PT-b12-LTLFireability-05 27854 m, 89 m/sec, 40915 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 630 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-12: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 185/210 1/5 Szymanski-PT-b12-LTLFireability-05 28542 m, 137 m/sec, 41941 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 635 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-12: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 190/210 1/5 Szymanski-PT-b12-LTLFireability-05 29239 m, 139 m/sec, 42959 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 640 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-12: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 195/210 1/5 Szymanski-PT-b12-LTLFireability-05 29700 m, 92 m/sec, 43656 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 645 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-12: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 200/210 1/5 Szymanski-PT-b12-LTLFireability-05 30473 m, 154 m/sec, 44813 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 650 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-12: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 205/210 1/5 Szymanski-PT-b12-LTLFireability-05 31763 m, 258 m/sec, 46795 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 655 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-12: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 210/210 1/5 Szymanski-PT-b12-LTLFireability-05 32520 m, 151 m/sec, 47922 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 660 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 22 (type EXCL) for Szymanski-PT-b12-LTLFireability-05 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 0 0 2 1 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-12: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 665 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 52 (type EXCL) for 51 Szymanski-PT-b12-LTLFireability-13
[[35mlola[0m][I] time limit : 209 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 22 (type EXCL) for 19 Szymanski-PT-b12-LTLFireability-05
[[35mlola[0m][I] time limit : 2935 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 52 (type EXCL) for Szymanski-PT-b12-LTLFireability-13
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 33
[[35mlola[0m][I] fired transitions : 33
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-12: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 5/209 1/5 Szymanski-PT-b12-LTLFireability-05 1276 m, -6248 m/sec, 1808 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 670 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-12: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 10/209 1/5 Szymanski-PT-b12-LTLFireability-05 2240 m, 192 m/sec, 3250 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 675 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-12: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 15/209 1/5 Szymanski-PT-b12-LTLFireability-05 3075 m, 167 m/sec, 4437 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 680 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-12: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 20/209 1/5 Szymanski-PT-b12-LTLFireability-05 4182 m, 221 m/sec, 6069 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 685 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-12: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 25/209 1/5 Szymanski-PT-b12-LTLFireability-05 4872 m, 138 m/sec, 7061 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 690 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-12: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 30/209 1/5 Szymanski-PT-b12-LTLFireability-05 5573 m, 140 m/sec, 8094 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 695 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-12: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 35/209 1/5 Szymanski-PT-b12-LTLFireability-05 6704 m, 226 m/sec, 9822 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 700 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-12: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 40/209 1/5 Szymanski-PT-b12-LTLFireability-05 7520 m, 163 m/sec, 10967 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 705 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-12: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 45/209 1/5 Szymanski-PT-b12-LTLFireability-05 8206 m, 137 m/sec, 11954 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 710 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-12: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 50/209 1/5 Szymanski-PT-b12-LTLFireability-05 8868 m, 132 m/sec, 12934 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 715 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-12: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 55/209 1/5 Szymanski-PT-b12-LTLFireability-05 9954 m, 217 m/sec, 14575 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 720 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-12: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 60/209 1/5 Szymanski-PT-b12-LTLFireability-05 10984 m, 206 m/sec, 16066 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 725 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-12: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 65/209 1/5 Szymanski-PT-b12-LTLFireability-05 11637 m, 130 m/sec, 17011 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 730 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-12: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 70/209 1/5 Szymanski-PT-b12-LTLFireability-05 12333 m, 139 m/sec, 18016 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 735 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-12: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 75/209 1/5 Szymanski-PT-b12-LTLFireability-05 12950 m, 123 m/sec, 18936 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 740 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-12: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 80/209 1/5 Szymanski-PT-b12-LTLFireability-05 13590 m, 128 m/sec, 19876 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 745 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-12: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 85/209 1/5 Szymanski-PT-b12-LTLFireability-05 14284 m, 138 m/sec, 20914 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 750 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-12: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 90/209 1/5 Szymanski-PT-b12-LTLFireability-05 15454 m, 234 m/sec, 22693 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 755 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-12: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 95/209 1/5 Szymanski-PT-b12-LTLFireability-05 16553 m, 219 m/sec, 24300 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 760 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-12: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 100/209 1/5 Szymanski-PT-b12-LTLFireability-05 17212 m, 131 m/sec, 25248 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 765 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-12: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 105/209 1/5 Szymanski-PT-b12-LTLFireability-05 17847 m, 127 m/sec, 26174 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 770 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-12: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 110/209 1/5 Szymanski-PT-b12-LTLFireability-05 18479 m, 126 m/sec, 27095 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 775 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-12: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 115/209 1/5 Szymanski-PT-b12-LTLFireability-05 19116 m, 127 m/sec, 28025 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 780 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-12: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 120/209 1/5 Szymanski-PT-b12-LTLFireability-05 19798 m, 136 m/sec, 29026 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 785 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-12: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 125/209 1/5 Szymanski-PT-b12-LTLFireability-05 20498 m, 140 m/sec, 30051 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 790 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-12: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 130/209 1/5 Szymanski-PT-b12-LTLFireability-05 21252 m, 150 m/sec, 31163 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 795 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-12: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 135/209 1/5 Szymanski-PT-b12-LTLFireability-05 22519 m, 253 m/sec, 33084 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 800 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-12: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 140/209 1/5 Szymanski-PT-b12-LTLFireability-05 23451 m, 186 m/sec, 34500 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 805 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-12: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 145/209 1/5 Szymanski-PT-b12-LTLFireability-05 24461 m, 202 m/sec, 35924 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 810 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-12: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 150/209 1/5 Szymanski-PT-b12-LTLFireability-05 25035 m, 114 m/sec, 36775 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 815 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-12: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 155/209 1/5 Szymanski-PT-b12-LTLFireability-05 25604 m, 113 m/sec, 37610 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 820 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-12: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 160/209 1/5 Szymanski-PT-b12-LTLFireability-05 26196 m, 118 m/sec, 38466 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 825 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-12: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 165/209 1/5 Szymanski-PT-b12-LTLFireability-05 26854 m, 131 m/sec, 39443 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 830 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-12: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 170/209 1/5 Szymanski-PT-b12-LTLFireability-05 27542 m, 137 m/sec, 40444 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 835 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-12: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 175/209 1/5 Szymanski-PT-b12-LTLFireability-05 28232 m, 138 m/sec, 41483 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 840 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-12: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 180/209 1/5 Szymanski-PT-b12-LTLFireability-05 28714 m, 96 m/sec, 42205 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 845 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-12: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 185/209 1/5 Szymanski-PT-b12-LTLFireability-05 29442 m, 145 m/sec, 43262 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 850 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-12: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 190/209 1/5 Szymanski-PT-b12-LTLFireability-05 30201 m, 151 m/sec, 44403 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 855 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-12: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 195/209 1/5 Szymanski-PT-b12-LTLFireability-05 30936 m, 147 m/sec, 45525 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 860 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-12: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 200/209 1/5 Szymanski-PT-b12-LTLFireability-05 32217 m, 256 m/sec, 47459 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 865 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-12: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 205/209 1/5 Szymanski-PT-b12-LTLFireability-05 33317 m, 220 m/sec, 49127 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 870 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 22 (type EXCL) for Szymanski-PT-b12-LTLFireability-05 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 0 0 2 1 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-12: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 875 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 47 (type EXCL) for 44 Szymanski-PT-b12-LTLFireability-12
[[35mlola[0m][I] time limit : 209 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 22 (type EXCL) for 19 Szymanski-PT-b12-LTLFireability-05
[[35mlola[0m][I] time limit : 2725 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 47 (type EXCL) for Szymanski-PT-b12-LTLFireability-12
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 33
[[35mlola[0m][I] fired transitions : 33
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 5/227 1/5 Szymanski-PT-b12-LTLFireability-05 1020 m, -6459 m/sec, 1441 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 880 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 10/227 1/5 Szymanski-PT-b12-LTLFireability-05 1720 m, 140 m/sec, 2450 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 885 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 15/227 1/5 Szymanski-PT-b12-LTLFireability-05 2608 m, 177 m/sec, 3751 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 890 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 20/227 1/5 Szymanski-PT-b12-LTLFireability-05 3119 m, 102 m/sec, 4483 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 895 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 25/227 1/5 Szymanski-PT-b12-LTLFireability-05 3811 m, 138 m/sec, 5541 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 900 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 30/227 1/5 Szymanski-PT-b12-LTLFireability-05 4526 m, 143 m/sec, 6550 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 905 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 35/227 1/5 Szymanski-PT-b12-LTLFireability-05 5065 m, 107 m/sec, 7357 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 910 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 40/227 1/5 Szymanski-PT-b12-LTLFireability-05 5521 m, 91 m/sec, 8015 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 915 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 45/227 1/5 Szymanski-PT-b12-LTLFireability-05 6261 m, 148 m/sec, 9143 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 920 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 50/227 1/5 Szymanski-PT-b12-LTLFireability-05 6956 m, 139 m/sec, 10153 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 925 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 55/227 1/5 Szymanski-PT-b12-LTLFireability-05 7364 m, 81 m/sec, 10733 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 930 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 60/227 1/5 Szymanski-PT-b12-LTLFireability-05 7846 m, 96 m/sec, 11435 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 935 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 65/227 1/5 Szymanski-PT-b12-LTLFireability-05 8364 m, 103 m/sec, 12194 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 940 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 70/227 1/5 Szymanski-PT-b12-LTLFireability-05 8946 m, 116 m/sec, 13052 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 945 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 75/227 1/5 Szymanski-PT-b12-LTLFireability-05 9592 m, 129 m/sec, 14013 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 950 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 80/227 1/5 Szymanski-PT-b12-LTLFireability-05 10263 m, 134 m/sec, 15030 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 955 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 85/227 1/5 Szymanski-PT-b12-LTLFireability-05 11141 m, 175 m/sec, 16297 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 960 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 90/227 1/5 Szymanski-PT-b12-LTLFireability-05 11548 m, 81 m/sec, 16874 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 965 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 95/227 1/5 Szymanski-PT-b12-LTLFireability-05 12015 m, 93 m/sec, 17566 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 970 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 100/227 1/5 Szymanski-PT-b12-LTLFireability-05 12505 m, 98 m/sec, 18276 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 975 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 105/227 1/5 Szymanski-PT-b12-LTLFireability-05 13002 m, 99 m/sec, 19013 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 980 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 110/227 1/5 Szymanski-PT-b12-LTLFireability-05 13501 m, 99 m/sec, 19740 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 985 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 115/227 1/5 Szymanski-PT-b12-LTLFireability-05 13853 m, 70 m/sec, 20276 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 990 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 120/227 1/5 Szymanski-PT-b12-LTLFireability-05 14406 m, 110 m/sec, 21102 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 995 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 125/227 1/5 Szymanski-PT-b12-LTLFireability-05 15369 m, 192 m/sec, 22566 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1000 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 130/227 1/5 Szymanski-PT-b12-LTLFireability-05 16165 m, 159 m/sec, 23776 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1005 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 135/227 1/5 Szymanski-PT-b12-LTLFireability-05 16940 m, 155 m/sec, 24842 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1010 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 140/227 1/5 Szymanski-PT-b12-LTLFireability-05 17355 m, 83 m/sec, 25464 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1015 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 145/227 1/5 Szymanski-PT-b12-LTLFireability-05 17792 m, 87 m/sec, 26094 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1020 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 150/227 1/5 Szymanski-PT-b12-LTLFireability-05 18343 m, 110 m/sec, 26888 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1025 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 155/227 1/5 Szymanski-PT-b12-LTLFireability-05 18811 m, 93 m/sec, 27564 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1030 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 160/227 1/5 Szymanski-PT-b12-LTLFireability-05 19136 m, 65 m/sec, 28055 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1035 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 165/227 1/5 Szymanski-PT-b12-LTLFireability-05 19631 m, 99 m/sec, 28771 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1040 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 170/227 1/5 Szymanski-PT-b12-LTLFireability-05 19916 m, 57 m/sec, 29203 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1045 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 175/227 1/5 Szymanski-PT-b12-LTLFireability-05 20462 m, 109 m/sec, 29997 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1050 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 180/227 1/5 Szymanski-PT-b12-LTLFireability-05 21095 m, 126 m/sec, 30925 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1055 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 185/227 1/5 Szymanski-PT-b12-LTLFireability-05 21623 m, 105 m/sec, 31733 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1060 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 190/227 1/5 Szymanski-PT-b12-LTLFireability-05 22669 m, 209 m/sec, 33310 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1065 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 195/227 1/5 Szymanski-PT-b12-LTLFireability-05 23340 m, 134 m/sec, 34333 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1070 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 200/227 1/5 Szymanski-PT-b12-LTLFireability-05 24092 m, 150 m/sec, 35399 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1075 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 205/227 1/5 Szymanski-PT-b12-LTLFireability-05 24551 m, 91 m/sec, 36040 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1080 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 210/227 1/5 Szymanski-PT-b12-LTLFireability-05 24837 m, 57 m/sec, 36472 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1085 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 215/227 1/5 Szymanski-PT-b12-LTLFireability-05 25243 m, 81 m/sec, 37065 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1090 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 220/227 1/5 Szymanski-PT-b12-LTLFireability-05 25645 m, 80 m/sec, 37672 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1095 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 225/227 1/5 Szymanski-PT-b12-LTLFireability-05 25982 m, 67 m/sec, 38142 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1100 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 22 (type EXCL) for Szymanski-PT-b12-LTLFireability-05 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 0 0 2 1 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1105 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 42 (type EXCL) for 41 Szymanski-PT-b12-LTLFireability-11
[[35mlola[0m][I] time limit : 226 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 22 (type EXCL) for 19 Szymanski-PT-b12-LTLFireability-05
[[35mlola[0m][I] time limit : 2495 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 42 (type EXCL) for Szymanski-PT-b12-LTLFireability-11
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 45
[[35mlola[0m][I] fired transitions : 46
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 5/226 1/5 Szymanski-PT-b12-LTLFireability-05 702 m, -5056 m/sec, 967 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1110 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 10/226 1/5 Szymanski-PT-b12-LTLFireability-05 1370 m, 133 m/sec, 1941 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1115 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 15/226 1/5 Szymanski-PT-b12-LTLFireability-05 2045 m, 135 m/sec, 2949 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1120 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 20/226 1/5 Szymanski-PT-b12-LTLFireability-05 2698 m, 130 m/sec, 3882 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1125 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 25/226 1/5 Szymanski-PT-b12-LTLFireability-05 3197 m, 99 m/sec, 4600 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1130 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 30/226 1/5 Szymanski-PT-b12-LTLFireability-05 4018 m, 164 m/sec, 5855 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1135 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 35/226 1/5 Szymanski-PT-b12-LTLFireability-05 4607 m, 117 m/sec, 6672 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1140 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 40/226 1/5 Szymanski-PT-b12-LTLFireability-05 5101 m, 98 m/sec, 7393 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1145 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 45/226 1/5 Szymanski-PT-b12-LTLFireability-05 5543 m, 88 m/sec, 8047 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1150 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 50/226 1/5 Szymanski-PT-b12-LTLFireability-05 6294 m, 150 m/sec, 9194 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1155 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 55/226 1/5 Szymanski-PT-b12-LTLFireability-05 7067 m, 154 m/sec, 10320 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1160 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 60/226 1/5 Szymanski-PT-b12-LTLFireability-05 7528 m, 92 m/sec, 10981 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1165 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 65/226 1/5 Szymanski-PT-b12-LTLFireability-05 7967 m, 87 m/sec, 11620 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1170 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 70/226 1/5 Szymanski-PT-b12-LTLFireability-05 8393 m, 85 m/sec, 12238 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1175 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 75/226 1/5 Szymanski-PT-b12-LTLFireability-05 8791 m, 79 m/sec, 12816 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1180 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 80/226 1/5 Szymanski-PT-b12-LTLFireability-05 9386 m, 119 m/sec, 13696 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1185 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 85/226 1/5 Szymanski-PT-b12-LTLFireability-05 10294 m, 181 m/sec, 15076 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1190 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 90/226 1/5 Szymanski-PT-b12-LTLFireability-05 11103 m, 161 m/sec, 16245 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1195 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 95/226 1/5 Szymanski-PT-b12-LTLFireability-05 11516 m, 82 m/sec, 16826 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1200 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 100/226 1/5 Szymanski-PT-b12-LTLFireability-05 11959 m, 88 m/sec, 17480 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1205 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 105/226 1/5 Szymanski-PT-b12-LTLFireability-05 12387 m, 85 m/sec, 18097 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1210 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 110/226 1/5 Szymanski-PT-b12-LTLFireability-05 12876 m, 97 m/sec, 18824 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1215 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 115/226 1/5 Szymanski-PT-b12-LTLFireability-05 13327 m, 90 m/sec, 19509 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1220 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 120/226 1/5 Szymanski-PT-b12-LTLFireability-05 13681 m, 70 m/sec, 20010 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1225 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 125/226 1/5 Szymanski-PT-b12-LTLFireability-05 14242 m, 112 m/sec, 20852 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1230 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 130/226 1/5 Szymanski-PT-b12-LTLFireability-05 15099 m, 171 m/sec, 22176 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1235 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 135/226 1/5 Szymanski-PT-b12-LTLFireability-05 15647 m, 109 m/sec, 22994 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1240 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 140/226 1/5 Szymanski-PT-b12-LTLFireability-05 16490 m, 168 m/sec, 24206 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1245 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 145/226 1/5 Szymanski-PT-b12-LTLFireability-05 17020 m, 106 m/sec, 24959 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1250 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 150/226 1/5 Szymanski-PT-b12-LTLFireability-05 17466 m, 89 m/sec, 25615 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1255 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 155/226 1/5 Szymanski-PT-b12-LTLFireability-05 17827 m, 72 m/sec, 26142 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1260 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 160/226 1/5 Szymanski-PT-b12-LTLFireability-05 18312 m, 97 m/sec, 26840 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1265 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 165/226 1/5 Szymanski-PT-b12-LTLFireability-05 18824 m, 102 m/sec, 27584 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1270 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 170/226 1/5 Szymanski-PT-b12-LTLFireability-05 19215 m, 78 m/sec, 28176 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1275 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 175/226 1/5 Szymanski-PT-b12-LTLFireability-05 19679 m, 92 m/sec, 28844 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1280 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 180/226 1/5 Szymanski-PT-b12-LTLFireability-05 20243 m, 112 m/sec, 29667 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1285 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 185/226 1/5 Szymanski-PT-b12-LTLFireability-05 20564 m, 64 m/sec, 30158 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1290 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 190/226 1/5 Szymanski-PT-b12-LTLFireability-05 21149 m, 117 m/sec, 31006 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1295 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 195/226 1/5 Szymanski-PT-b12-LTLFireability-05 21650 m, 100 m/sec, 31773 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1300 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 200/226 1/5 Szymanski-PT-b12-LTLFireability-05 22608 m, 191 m/sec, 33219 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1305 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 205/226 1/5 Szymanski-PT-b12-LTLFireability-05 23194 m, 117 m/sec, 34108 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1310 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 210/226 1/5 Szymanski-PT-b12-LTLFireability-05 24080 m, 177 m/sec, 35381 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1315 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 215/226 1/5 Szymanski-PT-b12-LTLFireability-05 24592 m, 102 m/sec, 36102 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1320 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 220/226 1/5 Szymanski-PT-b12-LTLFireability-05 24966 m, 74 m/sec, 36667 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1325 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 225/226 1/5 Szymanski-PT-b12-LTLFireability-05 25375 m, 81 m/sec, 37262 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1330 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 22 (type EXCL) for Szymanski-PT-b12-LTLFireability-05 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 0 0 2 1 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1335 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 39 (type EXCL) for 38 Szymanski-PT-b12-LTLFireability-10
[[35mlola[0m][I] time limit : 226 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 22 (type EXCL) for 19 Szymanski-PT-b12-LTLFireability-05
[[35mlola[0m][I] time limit : 2265 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 5/2265 1/5 Szymanski-PT-b12-LTLFireability-05 787 m, -4917 m/sec, 1083 t fired, .
[[35mlola[0m][.] 39 LTL EXCL 5/226 3/2000 Szymanski-PT-b12-LTLFireability-10 235031 m, 47006 m/sec, 848975 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1340 secs. Pages in use: 17
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 10/2265 1/5 Szymanski-PT-b12-LTLFireability-05 1455 m, 133 m/sec, 2055 t fired, .
[[35mlola[0m][.] 39 LTL EXCL 10/205 4/2000 Szymanski-PT-b12-LTLFireability-10 435991 m, 40192 m/sec, 1605868 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1345 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 15/2265 1/5 Szymanski-PT-b12-LTLFireability-05 2043 m, 117 m/sec, 2946 t fired, .
[[35mlola[0m][.] 39 LTL EXCL 15/205 6/2000 Szymanski-PT-b12-LTLFireability-10 598588 m, 32519 m/sec, 2642609 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1350 secs. Pages in use: 20
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 20/2265 1/5 Szymanski-PT-b12-LTLFireability-05 2637 m, 118 m/sec, 3789 t fired, .
[[35mlola[0m][.] 39 LTL EXCL 20/205 7/2000 Szymanski-PT-b12-LTLFireability-10 782240 m, 36730 m/sec, 3587375 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1355 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 25/2265 1/5 Szymanski-PT-b12-LTLFireability-05 3074 m, 87 m/sec, 4436 t fired, .
[[35mlola[0m][.] 39 LTL EXCL 25/205 9/2000 Szymanski-PT-b12-LTLFireability-10 957969 m, 35145 m/sec, 4464542 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1360 secs. Pages in use: 23
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 30/2265 1/5 Szymanski-PT-b12-LTLFireability-05 3718 m, 128 m/sec, 5395 t fired, .
[[35mlola[0m][.] 39 LTL EXCL 30/205 10/2000 Szymanski-PT-b12-LTLFireability-10 1119366 m, 32279 m/sec, 5345448 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1365 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 35/2265 1/5 Szymanski-PT-b12-LTLFireability-05 4387 m, 133 m/sec, 6363 t fired, .
[[35mlola[0m][.] 39 LTL EXCL 35/205 12/2000 Szymanski-PT-b12-LTLFireability-10 1321486 m, 40424 m/sec, 6087551 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1370 secs. Pages in use: 26
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 40/2265 1/5 Szymanski-PT-b12-LTLFireability-05 4804 m, 83 m/sec, 6960 t fired, .
[[35mlola[0m][.] 39 LTL EXCL 40/205 14/2000 Szymanski-PT-b12-LTLFireability-10 1518019 m, 39306 m/sec, 6846174 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1375 secs. Pages in use: 28
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 45/2265 1/5 Szymanski-PT-b12-LTLFireability-05 5194 m, 78 m/sec, 7527 t fired, .
[[35mlola[0m][.] 39 LTL EXCL 45/205 15/2000 Szymanski-PT-b12-LTLFireability-10 1700673 m, 36530 m/sec, 7648813 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1380 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 50/2265 1/5 Szymanski-PT-b12-LTLFireability-05 5606 m, 82 m/sec, 8142 t fired, .
[[35mlola[0m][.] 39 LTL EXCL 50/205 17/2000 Szymanski-PT-b12-LTLFireability-10 1868711 m, 33607 m/sec, 8628071 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1385 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 55/2265 1/5 Szymanski-PT-b12-LTLFireability-05 6328 m, 144 m/sec, 9244 t fired, .
[[35mlola[0m][.] 39 LTL EXCL 55/205 18/2000 Szymanski-PT-b12-LTLFireability-10 2011714 m, 28600 m/sec, 9619915 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1390 secs. Pages in use: 32
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 60/2265 1/5 Szymanski-PT-b12-LTLFireability-05 7013 m, 137 m/sec, 10238 t fired, .
[[35mlola[0m][.] 39 LTL EXCL 60/205 19/2000 Szymanski-PT-b12-LTLFireability-10 2135548 m, 24766 m/sec, 10578092 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1395 secs. Pages in use: 33
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 65/2265 1/5 Szymanski-PT-b12-LTLFireability-05 7436 m, 84 m/sec, 10842 t fired, .
[[35mlola[0m][.] 39 LTL EXCL 65/205 20/2000 Szymanski-PT-b12-LTLFireability-10 2262189 m, 25328 m/sec, 11576886 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1400 secs. Pages in use: 34
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 70/2265 1/5 Szymanski-PT-b12-LTLFireability-05 7801 m, 73 m/sec, 11368 t fired, .
[[35mlola[0m][.] 39 LTL EXCL 70/205 21/2000 Szymanski-PT-b12-LTLFireability-10 2385010 m, 24564 m/sec, 12544582 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1405 secs. Pages in use: 35
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 75/2265 1/5 Szymanski-PT-b12-LTLFireability-05 8183 m, 76 m/sec, 11919 t fired, .
[[35mlola[0m][.] 39 LTL EXCL 75/205 22/2000 Szymanski-PT-b12-LTLFireability-10 2524192 m, 27836 m/sec, 13591682 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1410 secs. Pages in use: 36
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 80/2265 1/5 Szymanski-PT-b12-LTLFireability-05 8575 m, 78 m/sec, 12488 t fired, .
[[35mlola[0m][.] 39 LTL EXCL 80/205 23/2000 Szymanski-PT-b12-LTLFireability-10 2658792 m, 26920 m/sec, 14637109 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1415 secs. Pages in use: 37
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 85/2265 1/5 Szymanski-PT-b12-LTLFireability-05 8954 m, 75 m/sec, 13066 t fired, .
[[35mlola[0m][.] 39 LTL EXCL 85/205 24/2000 Szymanski-PT-b12-LTLFireability-10 2793522 m, 26946 m/sec, 15692765 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1420 secs. Pages in use: 38
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 90/2265 1/5 Szymanski-PT-b12-LTLFireability-05 9365 m, 82 m/sec, 13663 t fired, .
[[35mlola[0m][.] 39 LTL EXCL 90/205 25/2000 Szymanski-PT-b12-LTLFireability-10 2906470 m, 22589 m/sec, 16607145 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1425 secs. Pages in use: 39
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 95/2265 1/5 Szymanski-PT-b12-LTLFireability-05 10122 m, 151 m/sec, 14809 t fired, .
[[35mlola[0m][.] 39 LTL EXCL 95/205 26/2000 Szymanski-PT-b12-LTLFireability-10 3034088 m, 25523 m/sec, 17599029 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1430 secs. Pages in use: 40
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 100/2265 1/5 Szymanski-PT-b12-LTLFireability-05 10765 m, 128 m/sec, 15788 t fired, .
[[35mlola[0m][.] 39 LTL EXCL 100/205 27/2000 Szymanski-PT-b12-LTLFireability-10 3161504 m, 25483 m/sec, 18608181 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1435 secs. Pages in use: 41
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 105/2265 1/5 Szymanski-PT-b12-LTLFireability-05 11304 m, 107 m/sec, 16534 t fired, .
[[35mlola[0m][.] 39 LTL EXCL 105/205 28/2000 Szymanski-PT-b12-LTLFireability-10 3290519 m, 25803 m/sec, 19618010 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1440 secs. Pages in use: 42
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 110/2265 1/5 Szymanski-PT-b12-LTLFireability-05 11611 m, 61 m/sec, 16970 t fired, .
[[35mlola[0m][.] 39 LTL EXCL 110/205 29/2000 Szymanski-PT-b12-LTLFireability-10 3409561 m, 23808 m/sec, 20620267 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1445 secs. Pages in use: 43
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 115/2265 1/5 Szymanski-PT-b12-LTLFireability-05 11960 m, 69 m/sec, 17481 t fired, .
[[35mlola[0m][.] 39 LTL EXCL 115/205 30/2000 Szymanski-PT-b12-LTLFireability-10 3546167 m, 27321 m/sec, 21627945 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1450 secs. Pages in use: 44
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 120/2265 1/5 Szymanski-PT-b12-LTLFireability-05 12379 m, 83 m/sec, 18085 t fired, .
[[35mlola[0m][.] 39 LTL EXCL 120/205 32/2000 Szymanski-PT-b12-LTLFireability-10 3756667 m, 42100 m/sec, 22302581 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1455 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 125/2265 1/5 Szymanski-PT-b12-LTLFireability-05 12767 m, 77 m/sec, 18683 t fired, .
[[35mlola[0m][.] 39 LTL EXCL 125/205 34/2000 Szymanski-PT-b12-LTLFireability-10 3989262 m, 46519 m/sec, 23039541 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1460 secs. Pages in use: 48
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 130/2265 1/5 Szymanski-PT-b12-LTLFireability-05 13079 m, 62 m/sec, 19133 t fired, .
[[35mlola[0m][.] 39 LTL EXCL 130/205 36/2000 Szymanski-PT-b12-LTLFireability-10 4170680 m, 36283 m/sec, 23789597 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1465 secs. Pages in use: 50
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 135/2265 1/5 Szymanski-PT-b12-LTLFireability-05 13497 m, 83 m/sec, 19734 t fired, .
[[35mlola[0m][.] 39 LTL EXCL 135/205 37/2000 Szymanski-PT-b12-LTLFireability-10 4349281 m, 35720 m/sec, 24584841 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1470 secs. Pages in use: 51
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 140/2265 1/5 Szymanski-PT-b12-LTLFireability-05 13773 m, 55 m/sec, 20153 t fired, .
[[35mlola[0m][.] 39 LTL EXCL 140/205 39/2000 Szymanski-PT-b12-LTLFireability-10 4510576 m, 32259 m/sec, 25466591 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1475 secs. Pages in use: 53
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 145/2265 1/5 Szymanski-PT-b12-LTLFireability-05 14232 m, 91 m/sec, 20837 t fired, .
[[35mlola[0m][.] 39 LTL EXCL 145/205 40/2000 Szymanski-PT-b12-LTLFireability-10 4656342 m, 29153 m/sec, 26284358 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1480 secs. Pages in use: 54
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 150/2265 1/5 Szymanski-PT-b12-LTLFireability-05 14944 m, 142 m/sec, 21931 t fired, .
[[35mlola[0m][.] 39 LTL EXCL 150/205 42/2000 Szymanski-PT-b12-LTLFireability-10 4851780 m, 39087 m/sec, 26972079 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1485 secs. Pages in use: 56
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 155/2265 1/5 Szymanski-PT-b12-LTLFireability-05 15520 m, 115 m/sec, 22792 t fired, .
[[35mlola[0m][.] 39 LTL EXCL 155/205 43/2000 Szymanski-PT-b12-LTLFireability-10 5015218 m, 32687 m/sec, 27770549 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1490 secs. Pages in use: 57
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 160/2265 1/5 Szymanski-PT-b12-LTLFireability-05 16263 m, 148 m/sec, 23925 t fired, .
[[35mlola[0m][.] 39 LTL EXCL 160/205 44/2000 Szymanski-PT-b12-LTLFireability-10 5168191 m, 30594 m/sec, 28624148 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1495 secs. Pages in use: 58
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 165/2265 1/5 Szymanski-PT-b12-LTLFireability-05 16799 m, 107 m/sec, 24659 t fired, .
[[35mlola[0m][.] 39 LTL EXCL 165/205 46/2000 Szymanski-PT-b12-LTLFireability-10 5326803 m, 31722 m/sec, 29401106 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1500 secs. Pages in use: 60
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 170/2265 1/5 Szymanski-PT-b12-LTLFireability-05 17123 m, 64 m/sec, 25114 t fired, .
[[35mlola[0m][.] 39 LTL EXCL 170/205 47/2000 Szymanski-PT-b12-LTLFireability-10 5466449 m, 27929 m/sec, 30324706 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1505 secs. Pages in use: 61
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 175/2265 1/5 Szymanski-PT-b12-LTLFireability-05 17539 m, 83 m/sec, 25709 t fired, .
[[35mlola[0m][.] 39 LTL EXCL 175/205 48/2000 Szymanski-PT-b12-LTLFireability-10 5587043 m, 24118 m/sec, 31288857 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1510 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 180/2265 1/5 Szymanski-PT-b12-LTLFireability-05 17859 m, 64 m/sec, 26192 t fired, .
[[35mlola[0m][.] 39 LTL EXCL 180/205 49/2000 Szymanski-PT-b12-LTLFireability-10 5688496 m, 20290 m/sec, 32177524 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1515 secs. Pages in use: 64
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 185/2265 1/5 Szymanski-PT-b12-LTLFireability-05 18273 m, 82 m/sec, 26784 t fired, .
[[35mlola[0m][.] 39 LTL EXCL 185/205 50/2000 Szymanski-PT-b12-LTLFireability-10 5798292 m, 21959 m/sec, 33125619 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1520 secs. Pages in use: 65
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 190/2265 1/5 Szymanski-PT-b12-LTLFireability-05 18672 m, 79 m/sec, 27387 t fired, .
[[35mlola[0m][.] 39 LTL EXCL 190/205 51/2000 Szymanski-PT-b12-LTLFireability-10 5911215 m, 22584 m/sec, 34142003 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1525 secs. Pages in use: 66
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 195/2265 1/5 Szymanski-PT-b12-LTLFireability-05 18966 m, 58 m/sec, 27796 t fired, .
[[35mlola[0m][.] 39 LTL EXCL 195/205 52/2000 Szymanski-PT-b12-LTLFireability-10 6021941 m, 22145 m/sec, 35094321 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1530 secs. Pages in use: 68
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 200/2265 1/5 Szymanski-PT-b12-LTLFireability-05 19461 m, 99 m/sec, 28515 t fired, .
[[35mlola[0m][.] 39 LTL EXCL 200/205 52/2000 Szymanski-PT-b12-LTLFireability-10 6132719 m, 22155 m/sec, 35968935 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1535 secs. Pages in use: 68
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 205/2265 1/5 Szymanski-PT-b12-LTLFireability-05 19744 m, 56 m/sec, 28941 t fired, .
[[35mlola[0m][.] 39 LTL EXCL 205/205 53/2000 Szymanski-PT-b12-LTLFireability-10 6245683 m, 22592 m/sec, 36931223 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1540 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 39 (type EXCL) for Szymanski-PT-b12-LTLFireability-10 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 210/2265 1/5 Szymanski-PT-b12-LTLFireability-05 20247 m, 100 m/sec, 29672 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1545 secs. Pages in use: 70
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 39 (type EXCL) for 38 Szymanski-PT-b12-LTLFireability-10
[[35mlola[0m][I] time limit : 2055 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 215/226 1/5 Szymanski-PT-b12-LTLFireability-05 20495 m, 49 m/sec, 30045 t fired, .
[[35mlola[0m][.] 39 LTL EXCL 5/2055 2/5 Szymanski-PT-b12-LTLFireability-10 188241 m, -1211488 m/sec, 668514 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1550 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 220/226 1/5 Szymanski-PT-b12-LTLFireability-05 20954 m, 91 m/sec, 30743 t fired, .
[[35mlola[0m][.] 39 LTL EXCL 10/186 4/5 Szymanski-PT-b12-LTLFireability-10 364109 m, 35173 m/sec, 1354320 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1555 secs. Pages in use: 76
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 225/226 1/5 Szymanski-PT-b12-LTLFireability-05 21256 m, 60 m/sec, 31167 t fired, .
[[35mlola[0m][.] 39 LTL EXCL 15/186 5/5 Szymanski-PT-b12-LTLFireability-10 520478 m, 31273 m/sec, 2117279 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1560 secs. Pages in use: 78
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 39 (type EXCL) for Szymanski-PT-b12-LTLFireability-10 (memory limit exceeded)
[[35mlola[0m][W] CANCELED task # 22 (type EXCL) for Szymanski-PT-b12-LTLFireability-05 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 0 0 2 1 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1565 secs. Pages in use: 78
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 36 (type EXCL) for 35 Szymanski-PT-b12-LTLFireability-09
[[35mlola[0m][I] time limit : 226 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 22 (type EXCL) for 19 Szymanski-PT-b12-LTLFireability-05
[[35mlola[0m][I] time limit : 2035 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 5/2035 1/5 Szymanski-PT-b12-LTLFireability-05 640 m, -4123 m/sec, 884 t fired, .
[[35mlola[0m][.] 36 LTL EXCL 5/226 2/2000 Szymanski-PT-b12-LTLFireability-09 177980 m, 35596 m/sec, 580788 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1570 secs. Pages in use: 79
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 10/2035 1/5 Szymanski-PT-b12-LTLFireability-05 1135 m, 99 m/sec, 1621 t fired, .
[[35mlola[0m][.] 36 LTL EXCL 10/203 3/2000 Szymanski-PT-b12-LTLFireability-09 335288 m, 31461 m/sec, 1176853 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1575 secs. Pages in use: 81
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 15/2035 1/5 Szymanski-PT-b12-LTLFireability-05 1533 m, 79 m/sec, 2173 t fired, .
[[35mlola[0m][.] 36 LTL EXCL 15/203 4/2000 Szymanski-PT-b12-LTLFireability-09 496592 m, 32260 m/sec, 1776434 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1580 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 20/2035 1/5 Szymanski-PT-b12-LTLFireability-05 2034 m, 100 m/sec, 2932 t fired, .
[[35mlola[0m][.] 36 LTL EXCL 20/203 5/2000 Szymanski-PT-b12-LTLFireability-09 650168 m, 30715 m/sec, 2378985 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1585 secs. Pages in use: 85
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 25/2035 1/5 Szymanski-PT-b12-LTLFireability-05 2519 m, 97 m/sec, 3629 t fired, .
[[35mlola[0m][.] 36 LTL EXCL 25/203 7/2000 Szymanski-PT-b12-LTLFireability-09 809677 m, 31901 m/sec, 3023852 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1590 secs. Pages in use: 87
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 30/2035 1/5 Szymanski-PT-b12-LTLFireability-05 2861 m, 68 m/sec, 4109 t fired, .
[[35mlola[0m][.] 36 LTL EXCL 30/203 8/2000 Szymanski-PT-b12-LTLFireability-09 946204 m, 27305 m/sec, 3664213 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1595 secs. Pages in use: 89
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 35/2035 1/5 Szymanski-PT-b12-LTLFireability-05 3178 m, 63 m/sec, 4571 t fired, .
[[35mlola[0m][.] 36 LTL EXCL 35/203 9/2000 Szymanski-PT-b12-LTLFireability-09 1066311 m, 24021 m/sec, 4397262 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1600 secs. Pages in use: 91
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 40/2035 1/5 Szymanski-PT-b12-LTLFireability-05 3720 m, 108 m/sec, 5399 t fired, .
[[35mlola[0m][.] 36 LTL EXCL 40/203 9/2000 Szymanski-PT-b12-LTLFireability-09 1177626 m, 22263 m/sec, 5137089 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1605 secs. Pages in use: 91
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 45/2035 1/5 Szymanski-PT-b12-LTLFireability-05 4236 m, 103 m/sec, 6143 t fired, .
[[35mlola[0m][.] 36 LTL EXCL 45/203 10/2000 Szymanski-PT-b12-LTLFireability-09 1281008 m, 20676 m/sec, 5880897 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1610 secs. Pages in use: 93
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 50/2035 1/5 Szymanski-PT-b12-LTLFireability-05 4557 m, 64 m/sec, 6598 t fired, .
[[35mlola[0m][.] 36 LTL EXCL 50/203 11/2000 Szymanski-PT-b12-LTLFireability-09 1432018 m, 30202 m/sec, 6538023 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1615 secs. Pages in use: 95
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 55/2035 1/5 Szymanski-PT-b12-LTLFireability-05 4854 m, 59 m/sec, 7035 t fired, .
[[35mlola[0m][.] 36 LTL EXCL 55/203 12/2000 Szymanski-PT-b12-LTLFireability-09 1569042 m, 27404 m/sec, 7207605 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1620 secs. Pages in use: 97
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 60/2035 1/5 Szymanski-PT-b12-LTLFireability-05 5169 m, 63 m/sec, 7489 t fired, .
[[35mlola[0m][.] 36 LTL EXCL 60/203 13/2000 Szymanski-PT-b12-LTLFireability-09 1691224 m, 24436 m/sec, 7898553 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1625 secs. Pages in use: 98
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 65/2035 1/5 Szymanski-PT-b12-LTLFireability-05 5501 m, 66 m/sec, 7984 t fired, .
[[35mlola[0m][.] 36 LTL EXCL 65/203 14/2000 Szymanski-PT-b12-LTLFireability-09 1809441 m, 23643 m/sec, 8611714 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1630 secs. Pages in use: 100
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 70/2035 1/5 Szymanski-PT-b12-LTLFireability-05 5939 m, 87 m/sec, 8659 t fired, .
[[35mlola[0m][.] 36 LTL EXCL 70/203 16/2000 Szymanski-PT-b12-LTLFireability-09 1987080 m, 35527 m/sec, 9154368 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1635 secs. Pages in use: 103
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 75/2035 1/5 Szymanski-PT-b12-LTLFireability-05 6404 m, 93 m/sec, 9362 t fired, .
[[35mlola[0m][.] 36 LTL EXCL 75/203 16/2000 Szymanski-PT-b12-LTLFireability-09 2089548 m, 20493 m/sec, 9927647 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1640 secs. Pages in use: 103
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 80/2035 1/5 Szymanski-PT-b12-LTLFireability-05 6993 m, 117 m/sec, 10208 t fired, .
[[35mlola[0m][.] 36 LTL EXCL 80/203 17/2000 Szymanski-PT-b12-LTLFireability-09 2225826 m, 27255 m/sec, 10590814 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1645 secs. Pages in use: 105
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 85/2035 1/5 Szymanski-PT-b12-LTLFireability-05 7349 m, 71 m/sec, 10710 t fired, .
[[35mlola[0m][.] 36 LTL EXCL 85/203 19/2000 Szymanski-PT-b12-LTLFireability-09 2371021 m, 29039 m/sec, 11245678 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1650 secs. Pages in use: 108
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 90/2035 1/5 Szymanski-PT-b12-LTLFireability-05 7667 m, 63 m/sec, 11168 t fired, .
[[35mlola[0m][.] 36 LTL EXCL 90/203 20/2000 Szymanski-PT-b12-LTLFireability-09 2553620 m, 36519 m/sec, 11813815 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1655 secs. Pages in use: 110
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 95/2035 1/5 Szymanski-PT-b12-LTLFireability-05 7888 m, 44 m/sec, 11498 t fired, .
[[35mlola[0m][.] 36 LTL EXCL 95/203 21/2000 Szymanski-PT-b12-LTLFireability-09 2704219 m, 30119 m/sec, 12417610 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1660 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 100/2035 1/5 Szymanski-PT-b12-LTLFireability-05 8221 m, 66 m/sec, 11976 t fired, .
[[35mlola[0m][.] 36 LTL EXCL 100/203 22/2000 Szymanski-PT-b12-LTLFireability-09 2858845 m, 30925 m/sec, 12982648 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1665 secs. Pages in use: 114
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 105/2035 1/5 Szymanski-PT-b12-LTLFireability-05 8579 m, 71 m/sec, 12493 t fired, .
[[35mlola[0m][.] 36 LTL EXCL 105/203 23/2000 Szymanski-PT-b12-LTLFireability-09 3004188 m, 29068 m/sec, 13555655 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1670 secs. Pages in use: 116
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 110/2035 1/5 Szymanski-PT-b12-LTLFireability-05 8799 m, 44 m/sec, 12828 t fired, .
[[35mlola[0m][.] 36 LTL EXCL 110/203 24/2000 Szymanski-PT-b12-LTLFireability-09 3148425 m, 28847 m/sec, 14179966 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1675 secs. Pages in use: 119
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 115/2035 1/5 Szymanski-PT-b12-LTLFireability-05 9196 m, 79 m/sec, 13403 t fired, .
[[35mlola[0m][.] 36 LTL EXCL 115/203 26/2000 Szymanski-PT-b12-LTLFireability-09 3292016 m, 28718 m/sec, 14772207 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1680 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 120/2035 1/5 Szymanski-PT-b12-LTLFireability-05 9751 m, 111 m/sec, 14259 t fired, .
[[35mlola[0m][.] 36 LTL EXCL 120/203 27/2000 Szymanski-PT-b12-LTLFireability-09 3423258 m, 26248 m/sec, 15440522 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1685 secs. Pages in use: 124
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 125/2035 1/5 Szymanski-PT-b12-LTLFireability-05 10195 m, 88 m/sec, 14920 t fired, .
[[35mlola[0m][.] 36 LTL EXCL 125/203 28/2000 Szymanski-PT-b12-LTLFireability-09 3571401 m, 29628 m/sec, 16072194 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1690 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 130/2035 1/5 Szymanski-PT-b12-LTLFireability-05 10734 m, 107 m/sec, 15743 t fired, .
[[35mlola[0m][.] 36 LTL EXCL 130/203 28/2000 Szymanski-PT-b12-LTLFireability-09 3675704 m, 20860 m/sec, 16829535 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1695 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 135/2035 1/5 Szymanski-PT-b12-LTLFireability-05 11151 m, 83 m/sec, 16308 t fired, .
[[35mlola[0m][.] 36 LTL EXCL 135/203 29/2000 Szymanski-PT-b12-LTLFireability-09 3779145 m, 20688 m/sec, 17551792 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1700 secs. Pages in use: 129
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 140/2035 1/5 Szymanski-PT-b12-LTLFireability-05 11457 m, 61 m/sec, 16740 t fired, .
[[35mlola[0m][.] 36 LTL EXCL 140/203 30/2000 Szymanski-PT-b12-LTLFireability-09 3883462 m, 20863 m/sec, 18267786 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1705 secs. Pages in use: 132
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 145/2035 1/5 Szymanski-PT-b12-LTLFireability-05 11764 m, 61 m/sec, 17205 t fired, .
[[35mlola[0m][.] 36 LTL EXCL 145/203 31/2000 Szymanski-PT-b12-LTLFireability-09 3985710 m, 20449 m/sec, 18991771 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1710 secs. Pages in use: 134
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 150/2035 1/5 Szymanski-PT-b12-LTLFireability-05 11995 m, 46 m/sec, 17534 t fired, .
[[35mlola[0m][.] 36 LTL EXCL 150/203 31/2000 Szymanski-PT-b12-LTLFireability-09 4087668 m, 20391 m/sec, 19695831 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1715 secs. Pages in use: 136
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 155/2035 1/5 Szymanski-PT-b12-LTLFireability-05 12327 m, 66 m/sec, 18007 t fired, .
[[35mlola[0m][.] 36 LTL EXCL 155/203 32/2000 Szymanski-PT-b12-LTLFireability-09 4183201 m, 19106 m/sec, 20447590 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1720 secs. Pages in use: 138
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 160/2035 1/5 Szymanski-PT-b12-LTLFireability-05 12542 m, 43 m/sec, 18333 t fired, .
[[35mlola[0m][.] 36 LTL EXCL 160/203 33/2000 Szymanski-PT-b12-LTLFireability-09 4277562 m, 18872 m/sec, 21206664 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1725 secs. Pages in use: 140
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 165/2035 1/5 Szymanski-PT-b12-LTLFireability-05 12899 m, 71 m/sec, 18860 t fired, .
[[35mlola[0m][.] 36 LTL EXCL 165/203 34/2000 Szymanski-PT-b12-LTLFireability-09 4375776 m, 19642 m/sec, 21941337 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1730 secs. Pages in use: 142
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 170/2035 1/5 Szymanski-PT-b12-LTLFireability-05 13117 m, 43 m/sec, 19191 t fired, .
[[35mlola[0m][.] 36 LTL EXCL 170/203 34/2000 Szymanski-PT-b12-LTLFireability-09 4468010 m, 18446 m/sec, 22686760 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1735 secs. Pages in use: 144
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 175/2035 1/5 Szymanski-PT-b12-LTLFireability-05 13492 m, 75 m/sec, 19727 t fired, .
[[35mlola[0m][.] 36 LTL EXCL 175/203 35/2000 Szymanski-PT-b12-LTLFireability-09 4565680 m, 19534 m/sec, 23448459 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1740 secs. Pages in use: 146
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 180/2035 1/5 Szymanski-PT-b12-LTLFireability-05 13709 m, 43 m/sec, 20056 t fired, .
[[35mlola[0m][.] 36 LTL EXCL 180/203 36/2000 Szymanski-PT-b12-LTLFireability-09 4661776 m, 19219 m/sec, 24214568 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1745 secs. Pages in use: 149
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 185/2035 1/5 Szymanski-PT-b12-LTLFireability-05 14119 m, 82 m/sec, 20667 t fired, .
[[35mlola[0m][.] 36 LTL EXCL 185/203 36/2000 Szymanski-PT-b12-LTLFireability-09 4756388 m, 18922 m/sec, 24973958 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1750 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 190/2035 1/5 Szymanski-PT-b12-LTLFireability-05 14376 m, 51 m/sec, 21057 t fired, .
[[35mlola[0m][.] 36 LTL EXCL 190/203 37/2000 Szymanski-PT-b12-LTLFireability-09 4856142 m, 19950 m/sec, 25749486 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1755 secs. Pages in use: 152
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 195/2035 1/5 Szymanski-PT-b12-LTLFireability-05 15110 m, 146 m/sec, 22190 t fired, .
[[35mlola[0m][.] 36 LTL EXCL 195/203 38/2000 Szymanski-PT-b12-LTLFireability-09 4947120 m, 18195 m/sec, 26467145 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1760 secs. Pages in use: 154
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 200/2035 1/5 Szymanski-PT-b12-LTLFireability-05 15490 m, 76 m/sec, 22749 t fired, .
[[35mlola[0m][.] 36 LTL EXCL 200/203 38/2000 Szymanski-PT-b12-LTLFireability-09 5050398 m, 20655 m/sec, 27192560 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1765 secs. Pages in use: 155
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 36 (type EXCL) for Szymanski-PT-b12-LTLFireability-09 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 205/2035 1/5 Szymanski-PT-b12-LTLFireability-05 15968 m, 95 m/sec, 23479 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1770 secs. Pages in use: 157
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 36 (type EXCL) for 35 Szymanski-PT-b12-LTLFireability-09
[[35mlola[0m][I] time limit : 1830 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 210/226 1/5 Szymanski-PT-b12-LTLFireability-05 16512 m, 108 m/sec, 24238 t fired, .
[[35mlola[0m][.] 36 LTL EXCL 5/1830 2/5 Szymanski-PT-b12-LTLFireability-09 155910 m, -978897 m/sec, 490949 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1775 secs. Pages in use: 160
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 215/226 1/5 Szymanski-PT-b12-LTLFireability-05 16887 m, 75 m/sec, 24789 t fired, .
[[35mlola[0m][.] 36 LTL EXCL 10/183 3/5 Szymanski-PT-b12-LTLFireability-09 297534 m, 28324 m/sec, 1013181 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1780 secs. Pages in use: 163
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 220/226 1/5 Szymanski-PT-b12-LTLFireability-05 17107 m, 44 m/sec, 25090 t fired, .
[[35mlola[0m][.] 36 LTL EXCL 15/183 4/5 Szymanski-PT-b12-LTLFireability-09 430406 m, 26574 m/sec, 1547491 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1785 secs. Pages in use: 164
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 225/226 1/5 Szymanski-PT-b12-LTLFireability-05 17400 m, 58 m/sec, 25533 t fired, .
[[35mlola[0m][.] 36 LTL EXCL 20/183 5/5 Szymanski-PT-b12-LTLFireability-09 574662 m, 28851 m/sec, 2077167 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1790 secs. Pages in use: 167
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 36 (type EXCL) for Szymanski-PT-b12-LTLFireability-09 (memory limit exceeded)
[[35mlola[0m][W] CANCELED task # 22 (type EXCL) for Szymanski-PT-b12-LTLFireability-05 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 0 0 2 1 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1795 secs. Pages in use: 167
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 33 (type EXCL) for 32 Szymanski-PT-b12-LTLFireability-08
[[35mlola[0m][I] time limit : 225 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 22 (type EXCL) for 19 Szymanski-PT-b12-LTLFireability-05
[[35mlola[0m][I] time limit : 1805 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 33 (type EXCL) for Szymanski-PT-b12-LTLFireability-08
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 34
[[35mlola[0m][I] fired transitions : 35
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 5/225 1/5 Szymanski-PT-b12-LTLFireability-05 555 m, -3369 m/sec, 770 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1800 secs. Pages in use: 167
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 10/225 1/5 Szymanski-PT-b12-LTLFireability-05 1017 m, 92 m/sec, 1436 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1805 secs. Pages in use: 169
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 15/225 1/5 Szymanski-PT-b12-LTLFireability-05 1430 m, 82 m/sec, 2027 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1810 secs. Pages in use: 170
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 20/225 1/5 Szymanski-PT-b12-LTLFireability-05 1684 m, 50 m/sec, 2396 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1815 secs. Pages in use: 171
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 25/225 1/5 Szymanski-PT-b12-LTLFireability-05 2161 m, 95 m/sec, 3127 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1820 secs. Pages in use: 173
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 30/225 1/5 Szymanski-PT-b12-LTLFireability-05 2603 m, 88 m/sec, 3746 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1825 secs. Pages in use: 174
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 35/225 1/5 Szymanski-PT-b12-LTLFireability-05 2869 m, 53 m/sec, 4121 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1830 secs. Pages in use: 175
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 40/225 1/5 Szymanski-PT-b12-LTLFireability-05 3154 m, 57 m/sec, 4535 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1835 secs. Pages in use: 177
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 45/225 1/5 Szymanski-PT-b12-LTLFireability-05 3628 m, 94 m/sec, 5266 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1840 secs. Pages in use: 178
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 50/225 1/5 Szymanski-PT-b12-LTLFireability-05 4017 m, 77 m/sec, 5854 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1845 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 55/225 1/5 Szymanski-PT-b12-LTLFireability-05 4430 m, 82 m/sec, 6429 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1850 secs. Pages in use: 182
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 60/225 1/5 Szymanski-PT-b12-LTLFireability-05 4635 m, 41 m/sec, 6715 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1855 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 65/225 1/5 Szymanski-PT-b12-LTLFireability-05 4900 m, 53 m/sec, 7104 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1860 secs. Pages in use: 184
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 70/225 1/5 Szymanski-PT-b12-LTLFireability-05 5183 m, 56 m/sec, 7511 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1865 secs. Pages in use: 185
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 75/225 1/5 Szymanski-PT-b12-LTLFireability-05 5488 m, 61 m/sec, 7964 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1870 secs. Pages in use: 187
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 80/225 1/5 Szymanski-PT-b12-LTLFireability-05 5834 m, 69 m/sec, 8494 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1875 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 85/225 1/5 Szymanski-PT-b12-LTLFireability-05 6317 m, 96 m/sec, 9228 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1880 secs. Pages in use: 190
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 90/225 1/5 Szymanski-PT-b12-LTLFireability-05 6794 m, 95 m/sec, 9956 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1885 secs. Pages in use: 192
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 95/225 1/5 Szymanski-PT-b12-LTLFireability-05 7171 m, 75 m/sec, 10468 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1890 secs. Pages in use: 195
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 100/225 1/5 Szymanski-PT-b12-LTLFireability-05 7430 m, 51 m/sec, 10833 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1895 secs. Pages in use: 196
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 105/225 1/5 Szymanski-PT-b12-LTLFireability-05 7735 m, 61 m/sec, 11267 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1900 secs. Pages in use: 199
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
========== file over 1MB has been truncated ======
retrieve it from the run archives if needed
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="Szymanski-PT-b12"
export BK_EXAMINATION="LTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is Szymanski-PT-b12, examination is LTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r401-tall-171690535400900"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/Szymanski-PT-b12.tgz
mv Szymanski-PT-b12 execution
cd execution
if [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "UpperBounds" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] || [ "LTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;