MCC'2024- Execution of r401-tall-171690535400899

About the Execution of LoLA for Szymanski-PT-b12

Execution Summary
Max Memory Used (MB)	Time wait (ms)	CPU Usage (ms)	I/O Wait (ms)	Computed Result	Execution Status
16209.067	1063519.00	1636112.00	4545.60	[undef]	Cannot compute

Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2024-input.r401-tall-171690535400899.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is Szymanski-PT-b12, examination is LTLCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r401-tall-171690535400899
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 4.0M
-rw-r--r-- 1 mcc users 7.6K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 84K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 6.6K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 64K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 3.4K May 19 07:17 LTLCardinality.txt
-rw-r--r-- 1 mcc users 25K May 19 16:45 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.0K May 19 07:37 LTLFireability.txt
-rw-r--r-- 1 mcc users 16K May 19 19:28 LTLFireability.xml
-rw-r--r-- 1 mcc users 7.3K Apr 11 15:07 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 69K Apr 11 15:07 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 7.9K May 14 13:22 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 65K May 14 13:22 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Apr 23 08:02 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K Apr 23 08:02 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:43 equiv_col
-rw-r--r-- 1 mcc users 4 May 18 16:43 instance
-rw-r--r-- 1 mcc users 6 May 18 16:43 iscolored
-rw-r--r-- 1 mcc users 3.7M May 18 16:43 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME Szymanski-PT-b12-LTLCardinality-00
FORMULA_NAME Szymanski-PT-b12-LTLCardinality-01
FORMULA_NAME Szymanski-PT-b12-LTLCardinality-02
FORMULA_NAME Szymanski-PT-b12-LTLCardinality-03
FORMULA_NAME Szymanski-PT-b12-LTLCardinality-04
FORMULA_NAME Szymanski-PT-b12-LTLCardinality-05
FORMULA_NAME Szymanski-PT-b12-LTLCardinality-06
FORMULA_NAME Szymanski-PT-b12-LTLCardinality-07
FORMULA_NAME Szymanski-PT-b12-LTLCardinality-08
FORMULA_NAME Szymanski-PT-b12-LTLCardinality-09
FORMULA_NAME Szymanski-PT-b12-LTLCardinality-10
FORMULA_NAME Szymanski-PT-b12-LTLCardinality-11
FORMULA_NAME Szymanski-PT-b12-LTLCardinality-12
FORMULA_NAME Szymanski-PT-b12-LTLCardinality-13
FORMULA_NAME Szymanski-PT-b12-LTLCardinality-14
FORMULA_NAME Szymanski-PT-b12-LTLCardinality-15

=== Now, execution of the tool begins

BK_START 1717194912175

BK_STOP 1717195975694

--------------------
content from stderr:

[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLCardinality.xml[0m
[[35mlola[0m][I] Rule S: 256 transitions removed,260 places removed
[[35mlola[0m][I] LAUNCH task # 19 (type CNST) for 18 Szymanski-PT-b12-LTLCardinality-06
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 28 (type CNST) for 27 Szymanski-PT-b12-LTLCardinality-09
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 28 (type CNST) for Szymanski-PT-b12-LTLCardinality-09
[[35mlola[0m][I] result : false
[[35mlola[0m][I] FINISHED task # 19 (type CNST) for Szymanski-PT-b12-LTLCardinality-06
[[35mlola[0m][I] result : false
[[35mlola[0m][I] LAUNCH task # 4 (type CNST) for 3 Szymanski-PT-b12-LTLCardinality-01
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 13 (type CNST) for 12 Szymanski-PT-b12-LTLCardinality-04
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 16 (type CNST) for 15 Szymanski-PT-b12-LTLCardinality-05
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 13 (type CNST) for Szymanski-PT-b12-LTLCardinality-04
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 4 (type CNST) for Szymanski-PT-b12-LTLCardinality-01
[[35mlola[0m][I] result : false
[[35mlola[0m][I] FINISHED task # 16 (type CNST) for Szymanski-PT-b12-LTLCardinality-05
[[35mlola[0m][I] result : false
[[35mlola[0m][I] LAUNCH task # 34 (type CNST) for 33 Szymanski-PT-b12-LTLCardinality-11
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 34 (type CNST) for Szymanski-PT-b12-LTLCardinality-11
[[35mlola[0m][I] result : false
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-02: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-08: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-13: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 116 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 1 (type EXCL) for 0 Szymanski-PT-b12-LTLCardinality-00
[[35mlola[0m][I] time limit : 348 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 1/348 1/2000 Szymanski-PT-b12-LTLCardinality-00 62596 m, 12519 m/sec, 184313 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 121 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 6/348 4/2000 Szymanski-PT-b12-LTLCardinality-00 412580 m, 69996 m/sec, 1542556 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 126 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 11/348 6/2000 Szymanski-PT-b12-LTLCardinality-00 684952 m, 54474 m/sec, 3117585 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 131 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 16/348 9/2000 Szymanski-PT-b12-LTLCardinality-00 994740 m, 61957 m/sec, 4585005 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 136 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 21/348 12/2000 Szymanski-PT-b12-LTLCardinality-00 1306494 m, 62350 m/sec, 6034036 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 141 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 26/348 15/2000 Szymanski-PT-b12-LTLCardinality-00 1646387 m, 67978 m/sec, 7387870 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 146 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 31/348 17/2000 Szymanski-PT-b12-LTLCardinality-00 1914012 m, 53525 m/sec, 8951031 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 151 secs. Pages in use: 17
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 36/348 19/2000 Szymanski-PT-b12-LTLCardinality-00 2137560 m, 44709 m/sec, 10591718 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 156 secs. Pages in use: 19
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 41/348 21/2000 Szymanski-PT-b12-LTLCardinality-00 2351968 m, 42881 m/sec, 12276727 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 161 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 46/348 22/2000 Szymanski-PT-b12-LTLCardinality-00 2569248 m, 43456 m/sec, 13954220 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 166 secs. Pages in use: 22
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 51/348 24/2000 Szymanski-PT-b12-LTLCardinality-00 2783876 m, 42925 m/sec, 15624516 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 171 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 56/348 26/2000 Szymanski-PT-b12-LTLCardinality-00 2994594 m, 42143 m/sec, 17305568 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 176 secs. Pages in use: 26
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 61/348 28/2000 Szymanski-PT-b12-LTLCardinality-00 3205132 m, 42107 m/sec, 18953211 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 181 secs. Pages in use: 28
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 66/348 29/2000 Szymanski-PT-b12-LTLCardinality-00 3416469 m, 42267 m/sec, 20677743 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 186 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 71/348 32/2000 Szymanski-PT-b12-LTLCardinality-00 3717622 m, 60230 m/sec, 22179891 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 191 secs. Pages in use: 32
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 76/348 35/2000 Szymanski-PT-b12-LTLCardinality-00 4108024 m, 78080 m/sec, 23461262 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 196 secs. Pages in use: 35
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 81/348 38/2000 Szymanski-PT-b12-LTLCardinality-00 4402469 m, 58889 m/sec, 24982120 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 201 secs. Pages in use: 38
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 86/348 41/2000 Szymanski-PT-b12-LTLCardinality-00 4711566 m, 61819 m/sec, 26456599 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 206 secs. Pages in use: 41
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 91/348 43/2000 Szymanski-PT-b12-LTLCardinality-00 5038085 m, 65303 m/sec, 27882327 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 211 secs. Pages in use: 43
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 96/348 46/2000 Szymanski-PT-b12-LTLCardinality-00 5328635 m, 58110 m/sec, 29408888 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 216 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 101/348 48/2000 Szymanski-PT-b12-LTLCardinality-00 5562446 m, 46762 m/sec, 31062780 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 221 secs. Pages in use: 48
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 106/348 49/2000 Szymanski-PT-b12-LTLCardinality-00 5761972 m, 39905 m/sec, 32806500 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 226 secs. Pages in use: 49
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 111/348 51/2000 Szymanski-PT-b12-LTLCardinality-00 5961332 m, 39872 m/sec, 34556112 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 231 secs. Pages in use: 51
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 116/348 53/2000 Szymanski-PT-b12-LTLCardinality-00 6168780 m, 41489 m/sec, 36263633 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 236 secs. Pages in use: 53
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 121/348 55/2000 Szymanski-PT-b12-LTLCardinality-00 6387957 m, 43835 m/sec, 37952953 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 241 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 126/348 56/2000 Szymanski-PT-b12-LTLCardinality-00 6587609 m, 39930 m/sec, 39700038 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 246 secs. Pages in use: 56
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 131/348 58/2000 Szymanski-PT-b12-LTLCardinality-00 6786799 m, 39838 m/sec, 41435795 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 251 secs. Pages in use: 58
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 136/348 60/2000 Szymanski-PT-b12-LTLCardinality-00 7051492 m, 52938 m/sec, 43019402 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 256 secs. Pages in use: 60
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 141/348 62/2000 Szymanski-PT-b12-LTLCardinality-00 7289807 m, 47663 m/sec, 44670171 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 261 secs. Pages in use: 62
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 146/348 64/2000 Szymanski-PT-b12-LTLCardinality-00 7488914 m, 39821 m/sec, 46436126 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 266 secs. Pages in use: 64
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 151/348 65/2000 Szymanski-PT-b12-LTLCardinality-00 7687636 m, 39744 m/sec, 48167213 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 271 secs. Pages in use: 65
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 156/348 67/2000 Szymanski-PT-b12-LTLCardinality-00 7889505 m, 40373 m/sec, 49917760 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 276 secs. Pages in use: 67
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 161/348 68/2000 Szymanski-PT-b12-LTLCardinality-00 8078377 m, 37774 m/sec, 51676453 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 281 secs. Pages in use: 68
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 166/348 70/2000 Szymanski-PT-b12-LTLCardinality-00 8263857 m, 37096 m/sec, 53454187 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 286 secs. Pages in use: 70
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 171/348 72/2000 Szymanski-PT-b12-LTLCardinality-00 8546249 m, 56478 m/sec, 54998865 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 291 secs. Pages in use: 72
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 176/348 75/2000 Szymanski-PT-b12-LTLCardinality-00 8817380 m, 54226 m/sec, 56559943 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 296 secs. Pages in use: 75
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 181/348 78/2000 Szymanski-PT-b12-LTLCardinality-00 9196250 m, 75774 m/sec, 57864562 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 301 secs. Pages in use: 78
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 186/348 80/2000 Szymanski-PT-b12-LTLCardinality-00 9475415 m, 55833 m/sec, 59398665 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 306 secs. Pages in use: 80
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 191/348 83/2000 Szymanski-PT-b12-LTLCardinality-00 9799890 m, 64895 m/sec, 60828385 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 311 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 196/348 86/2000 Szymanski-PT-b12-LTLCardinality-00 10150581 m, 70138 m/sec, 62200135 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 316 secs. Pages in use: 86
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 201/348 89/2000 Szymanski-PT-b12-LTLCardinality-00 10512905 m, 72464 m/sec, 63546089 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 321 secs. Pages in use: 89
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 206/348 92/2000 Szymanski-PT-b12-LTLCardinality-00 10889480 m, 75315 m/sec, 64852559 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 326 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 211/348 95/2000 Szymanski-PT-b12-LTLCardinality-00 11238363 m, 69776 m/sec, 66225025 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 331 secs. Pages in use: 95
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 216/348 98/2000 Szymanski-PT-b12-LTLCardinality-00 11509686 m, 54264 m/sec, 67769049 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 336 secs. Pages in use: 98
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 221/348 100/2000 Szymanski-PT-b12-LTLCardinality-00 11770198 m, 52102 m/sec, 69303691 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 341 secs. Pages in use: 100
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 226/348 101/2000 Szymanski-PT-b12-LTLCardinality-00 11993991 m, 44758 m/sec, 70909516 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 346 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 231/348 103/2000 Szymanski-PT-b12-LTLCardinality-00 12241067 m, 49415 m/sec, 72458004 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 351 secs. Pages in use: 103
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 236/348 105/2000 Szymanski-PT-b12-LTLCardinality-00 12501276 m, 52041 m/sec, 74073002 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 356 secs. Pages in use: 105
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 241/348 107/2000 Szymanski-PT-b12-LTLCardinality-00 12715643 m, 42873 m/sec, 75805199 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 361 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 246/348 109/2000 Szymanski-PT-b12-LTLCardinality-00 12979362 m, 52743 m/sec, 77374175 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 366 secs. Pages in use: 109
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 251/348 112/2000 Szymanski-PT-b12-LTLCardinality-00 13252278 m, 54583 m/sec, 78914009 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 371 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 256/348 114/2000 Szymanski-PT-b12-LTLCardinality-00 13503821 m, 50308 m/sec, 80509308 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 376 secs. Pages in use: 114
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 261/348 116/2000 Szymanski-PT-b12-LTLCardinality-00 13776831 m, 54602 m/sec, 82053032 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 381 secs. Pages in use: 116
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 266/348 118/2000 Szymanski-PT-b12-LTLCardinality-00 14050933 m, 54820 m/sec, 83595997 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 386 secs. Pages in use: 118
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 271/348 121/2000 Szymanski-PT-b12-LTLCardinality-00 14376770 m, 65167 m/sec, 85023313 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 391 secs. Pages in use: 121
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 276/348 123/2000 Szymanski-PT-b12-LTLCardinality-00 14633618 m, 51369 m/sec, 86606103 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 396 secs. Pages in use: 123
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 281/348 126/2000 Szymanski-PT-b12-LTLCardinality-00 14980275 m, 69331 m/sec, 87974067 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 401 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 286/348 129/2000 Szymanski-PT-b12-LTLCardinality-00 15314346 m, 66814 m/sec, 89367150 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 406 secs. Pages in use: 129
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 291/348 132/2000 Szymanski-PT-b12-LTLCardinality-00 15645334 m, 66197 m/sec, 90772286 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 411 secs. Pages in use: 132
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 296/348 134/2000 Szymanski-PT-b12-LTLCardinality-00 15931525 m, 57238 m/sec, 92273459 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 416 secs. Pages in use: 134
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 301/348 137/2000 Szymanski-PT-b12-LTLCardinality-00 16207800 m, 55255 m/sec, 93805742 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 421 secs. Pages in use: 137
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 306/348 139/2000 Szymanski-PT-b12-LTLCardinality-00 16441902 m, 46820 m/sec, 95450898 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 426 secs. Pages in use: 139
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 311/348 142/2000 Szymanski-PT-b12-LTLCardinality-00 16783604 m, 68340 m/sec, 96833013 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 431 secs. Pages in use: 142
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 316/348 144/2000 Szymanski-PT-b12-LTLCardinality-00 17110647 m, 65408 m/sec, 98244956 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 436 secs. Pages in use: 144
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 321/348 147/2000 Szymanski-PT-b12-LTLCardinality-00 17396540 m, 57178 m/sec, 99763570 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 441 secs. Pages in use: 147
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 326/348 149/2000 Szymanski-PT-b12-LTLCardinality-00 17650989 m, 50889 m/sec, 101364421 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 446 secs. Pages in use: 149
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 331/348 151/2000 Szymanski-PT-b12-LTLCardinality-00 17837738 m, 37349 m/sec, 103146539 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 451 secs. Pages in use: 151
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 336/348 152/2000 Szymanski-PT-b12-LTLCardinality-00 18032892 m, 39030 m/sec, 104887812 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 456 secs. Pages in use: 152
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 341/348 154/2000 Szymanski-PT-b12-LTLCardinality-00 18226889 m, 38799 m/sec, 106628171 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 461 secs. Pages in use: 154
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 346/348 156/2000 Szymanski-PT-b12-LTLCardinality-00 18435772 m, 41776 m/sec, 108345533 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 466 secs. Pages in use: 156
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 1 (type EXCL) for Szymanski-PT-b12-LTLCardinality-00 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-00: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 471 secs. Pages in use: 159
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 46 (type EXCL) for 45 Szymanski-PT-b12-LTLCardinality-15
[[35mlola[0m][I] time limit : 347 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 1 (type EXCL) for 0 Szymanski-PT-b12-LTLCardinality-00
[[35mlola[0m][I] time limit : 3129 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 46 (type EXCL) for Szymanski-PT-b12-LTLCardinality-15
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 9
[[35mlola[0m][I] fired transitions : 10
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 5/347 4/5 Szymanski-PT-b12-LTLCardinality-00 362301 m, -3614694 m/sec, 1347115 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 476 secs. Pages in use: 166
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 1 (type EXCL) for Szymanski-PT-b12-LTLCardinality-00 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 481 secs. Pages in use: 168
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 43 (type EXCL) for 42 Szymanski-PT-b12-LTLCardinality-14
[[35mlola[0m][I] time limit : 389 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 43 (type EXCL) for Szymanski-PT-b12-LTLCardinality-14
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 33
[[35mlola[0m][I] fired transitions : 33
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 40 (type EXCL) for 39 Szymanski-PT-b12-LTLCardinality-13
[[35mlola[0m][I] time limit : 445 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 40 (type EXCL) for Szymanski-PT-b12-LTLCardinality-13
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 33
[[35mlola[0m][I] fired transitions : 33
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 25 (type EXCL) for 24 Szymanski-PT-b12-LTLCardinality-08
[[35mlola[0m][I] time limit : 519 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 25 (type EXCL) for Szymanski-PT-b12-LTLCardinality-08
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 33
[[35mlola[0m][I] fired transitions : 33
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 10 (type EXCL) for 9 Szymanski-PT-b12-LTLCardinality-03
[[35mlola[0m][I] time limit : 623 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-08: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 5/623 4/2000 Szymanski-PT-b12-LTLCardinality-03 365579 m, 73115 m/sec, 1360770 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 486 secs. Pages in use: 171
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-08: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 10/623 6/2000 Szymanski-PT-b12-LTLCardinality-03 645163 m, 55916 m/sec, 2972328 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 491 secs. Pages in use: 175
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-08: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 15/623 9/2000 Szymanski-PT-b12-LTLCardinality-03 965342 m, 64035 m/sec, 4476637 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 496 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-08: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 20/623 12/2000 Szymanski-PT-b12-LTLCardinality-03 1288180 m, 64567 m/sec, 5959037 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 501 secs. Pages in use: 185
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-08: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 25/623 15/2000 Szymanski-PT-b12-LTLCardinality-03 1636611 m, 69686 m/sec, 7346225 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 506 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-08: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 30/623 17/2000 Szymanski-PT-b12-LTLCardinality-03 1913580 m, 55393 m/sec, 8947745 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 511 secs. Pages in use: 196
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-08: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 35/623 19/2000 Szymanski-PT-b12-LTLCardinality-03 2143567 m, 45997 m/sec, 10636301 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 516 secs. Pages in use: 200
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-08: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 40/623 21/2000 Szymanski-PT-b12-LTLCardinality-03 2360509 m, 43388 m/sec, 12349804 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 521 secs. Pages in use: 204
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-08: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 45/623 23/2000 Szymanski-PT-b12-LTLCardinality-03 2575768 m, 43051 m/sec, 14007081 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 526 secs. Pages in use: 209
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-08: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 50/623 24/2000 Szymanski-PT-b12-LTLCardinality-03 2789723 m, 42791 m/sec, 15670274 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 531 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-08: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 55/623 26/2000 Szymanski-PT-b12-LTLCardinality-03 3000964 m, 42248 m/sec, 17355767 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 536 secs. Pages in use: 216
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-08: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 60/623 28/2000 Szymanski-PT-b12-LTLCardinality-03 3212431 m, 42293 m/sec, 19007036 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 541 secs. Pages in use: 221
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-08: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 65/623 29/2000 Szymanski-PT-b12-LTLCardinality-03 3416766 m, 40867 m/sec, 20678984 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 546 secs. Pages in use: 225
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-08: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 70/623 32/2000 Szymanski-PT-b12-LTLCardinality-03 3710029 m, 58652 m/sec, 22146751 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 551 secs. Pages in use: 230
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-08: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 75/623 35/2000 Szymanski-PT-b12-LTLCardinality-03 4091691 m, 76332 m/sec, 23393968 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 556 secs. Pages in use: 235
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-08: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 80/623 38/2000 Szymanski-PT-b12-LTLCardinality-03 4386894 m, 59040 m/sec, 24867002 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 561 secs. Pages in use: 241
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-08: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 85/623 40/2000 Szymanski-PT-b12-LTLCardinality-03 4671015 m, 56824 m/sec, 26356062 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 566 secs. Pages in use: 245
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-08: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 90/623 43/2000 Szymanski-PT-b12-LTLCardinality-03 5004405 m, 66678 m/sec, 27715451 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 571 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-08: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 95/623 45/2000 Szymanski-PT-b12-LTLCardinality-03 5285960 m, 56311 m/sec, 29237135 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 576 secs. Pages in use: 255
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-08: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 100/623 47/2000 Szymanski-PT-b12-LTLCardinality-03 5532658 m, 49339 m/sec, 30832822 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 581 secs. Pages in use: 260
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-08: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 105/623 49/2000 Szymanski-PT-b12-LTLCardinality-03 5732996 m, 40067 m/sec, 32548815 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 586 secs. Pages in use: 265
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-08: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 110/623 51/2000 Szymanski-PT-b12-LTLCardinality-03 5929938 m, 39388 m/sec, 34293589 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 591 secs. Pages in use: 270
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-08: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 115/623 52/2000 Szymanski-PT-b12-LTLCardinality-03 6134404 m, 40893 m/sec, 35982397 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 596 secs. Pages in use: 272
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-08: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 120/623 54/2000 Szymanski-PT-b12-LTLCardinality-03 6353215 m, 43762 m/sec, 37648710 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 601 secs. Pages in use: 276
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-08: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 125/623 56/2000 Szymanski-PT-b12-LTLCardinality-03 6551616 m, 39680 m/sec, 39376594 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 606 secs. Pages in use: 279
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-08: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 130/623 58/2000 Szymanski-PT-b12-LTLCardinality-03 6750104 m, 39697 m/sec, 41107513 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 611 secs. Pages in use: 284
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-08: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 135/623 60/2000 Szymanski-PT-b12-LTLCardinality-03 7011176 m, 52214 m/sec, 42674219 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 616 secs. Pages in use: 288
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-08: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 140/623 62/2000 Szymanski-PT-b12-LTLCardinality-03 7243507 m, 46466 m/sec, 44319101 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 621 secs. Pages in use: 293
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-08: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 145/623 63/2000 Szymanski-PT-b12-LTLCardinality-03 7444941 m, 40286 m/sec, 46054327 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 626 secs. Pages in use: 296
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-08: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 150/623 65/2000 Szymanski-PT-b12-LTLCardinality-03 7642878 m, 39587 m/sec, 47783773 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 631 secs. Pages in use: 300
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-08: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 155/623 67/2000 Szymanski-PT-b12-LTLCardinality-03 7842936 m, 40011 m/sec, 49518933 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 636 secs. Pages in use: 304
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-08: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 160/623 68/2000 Szymanski-PT-b12-LTLCardinality-03 8036114 m, 38635 m/sec, 51273624 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 641 secs. Pages in use: 306
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-08: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 165/623 70/2000 Szymanski-PT-b12-LTLCardinality-03 8221178 m, 37012 m/sec, 53036839 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 646 secs. Pages in use: 311
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-08: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 170/623 72/2000 Szymanski-PT-b12-LTLCardinality-03 8466845 m, 49133 m/sec, 54649145 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 651 secs. Pages in use: 315
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-08: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 175/623 74/2000 Szymanski-PT-b12-LTLCardinality-03 8722693 m, 51169 m/sec, 56250249 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 656 secs. Pages in use: 319
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-08: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 180/623 77/2000 Szymanski-PT-b12-LTLCardinality-03 9087281 m, 72917 m/sec, 57585592 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 661 secs. Pages in use: 324
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-08: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 185/623 80/2000 Szymanski-PT-b12-LTLCardinality-03 9414352 m, 65414 m/sec, 58999424 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 666 secs. Pages in use: 330
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-08: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 190/623 82/2000 Szymanski-PT-b12-LTLCardinality-03 9713133 m, 59756 m/sec, 60486194 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 671 secs. Pages in use: 336
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-08: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 195/623 85/2000 Szymanski-PT-b12-LTLCardinality-03 10076544 m, 72682 m/sec, 61819800 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 676 secs. Pages in use: 341
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-08: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 200/623 88/2000 Szymanski-PT-b12-LTLCardinality-03 10406138 m, 65918 m/sec, 63242616 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 681 secs. Pages in use: 346
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-08: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 205/623 92/2000 Szymanski-PT-b12-LTLCardinality-03 10799063 m, 78585 m/sec, 64514559 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 686 secs. Pages in use: 353
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-08: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 210/623 95/2000 Szymanski-PT-b12-LTLCardinality-03 11146668 m, 69521 m/sec, 65887629 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 691 secs. Pages in use: 359
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-08: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 215/623 97/2000 Szymanski-PT-b12-LTLCardinality-03 11444170 m, 59500 m/sec, 67379320 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 696 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-08: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 220/623 99/2000 Szymanski-PT-b12-LTLCardinality-03 11712702 m, 53706 m/sec, 68915850 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 701 secs. Pages in use: 368
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-08: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 225/623 101/2000 Szymanski-PT-b12-LTLCardinality-03 11941898 m, 45839 m/sec, 70510327 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 706 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-08: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 230/623 102/2000 Szymanski-PT-b12-LTLCardinality-03 12151491 m, 41918 m/sec, 72142996 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 711 secs. Pages in use: 375
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-08: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 235/623 105/2000 Szymanski-PT-b12-LTLCardinality-03 12449744 m, 59650 m/sec, 73645038 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 716 secs. Pages in use: 380
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-08: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 240/623 107/2000 Szymanski-PT-b12-LTLCardinality-03 12661354 m, 42322 m/sec, 75390058 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 721 secs. Pages in use: 385
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-08: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 245/623 109/2000 Szymanski-PT-b12-LTLCardinality-03 12893378 m, 46404 m/sec, 77048501 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 726 secs. Pages in use: 389
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-08: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 250/623 111/2000 Szymanski-PT-b12-LTLCardinality-03 13190991 m, 59522 m/sec, 78530041 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 731 secs. Pages in use: 394
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-08: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 255/623 113/2000 Szymanski-PT-b12-LTLCardinality-03 13439585 m, 49718 m/sec, 80127753 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 736 secs. Pages in use: 398
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-08: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 260/623 115/2000 Szymanski-PT-b12-LTLCardinality-03 13696401 m, 51363 m/sec, 81687794 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 741 secs. Pages in use: 402
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-08: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 265/623 118/2000 Szymanski-PT-b12-LTLCardinality-03 13968939 m, 54507 m/sec, 83215780 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 746 secs. Pages in use: 407
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-08: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 270/623 121/2000 Szymanski-PT-b12-LTLCardinality-03 14310247 m, 68261 m/sec, 84586751 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 751 secs. Pages in use: 413
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-08: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 275/623 123/2000 Szymanski-PT-b12-LTLCardinality-03 14562140 m, 50378 m/sec, 86187330 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 756 secs. Pages in use: 417
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-08: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 280/623 125/2000 Szymanski-PT-b12-LTLCardinality-03 14882535 m, 64079 m/sec, 87616836 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 761 secs. Pages in use: 420
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-08: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 285/623 128/2000 Szymanski-PT-b12-LTLCardinality-03 15224969 m, 68486 m/sec, 88994584 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 766 secs. Pages in use: 425
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-08: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 290/623 131/2000 Szymanski-PT-b12-LTLCardinality-03 15545203 m, 64046 m/sec, 90422509 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 771 secs. Pages in use: 430
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-08: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 295/623 134/2000 Szymanski-PT-b12-LTLCardinality-03 15863838 m, 63727 m/sec, 91855552 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 776 secs. Pages in use: 434
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-08: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 300/623 136/2000 Szymanski-PT-b12-LTLCardinality-03 16138605 m, 54953 m/sec, 93396984 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 781 secs. Pages in use: 438
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-08: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 305/623 138/2000 Szymanski-PT-b12-LTLCardinality-03 16386581 m, 49595 m/sec, 95018118 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 786 secs. Pages in use: 442
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-08: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 310/623 141/2000 Szymanski-PT-b12-LTLCardinality-03 16697458 m, 62175 m/sec, 96477767 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 791 secs. Pages in use: 446
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-08: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 315/623 144/2000 Szymanski-PT-b12-LTLCardinality-03 17029006 m, 66309 m/sec, 97876440 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 796 secs. Pages in use: 453
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-08: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 320/623 146/2000 Szymanski-PT-b12-LTLCardinality-03 17303385 m, 54875 m/sec, 99428750 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 801 secs. Pages in use: 458
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-08: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 325/623 149/2000 Szymanski-PT-b12-LTLCardinality-03 17600768 m, 59476 m/sec, 100931181 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 806 secs. Pages in use: 463
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-08: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 330/623 150/2000 Szymanski-PT-b12-LTLCardinality-03 17790182 m, 37882 m/sec, 102707718 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 811 secs. Pages in use: 467
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-08: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 335/623 152/2000 Szymanski-PT-b12-LTLCardinality-03 17982096 m, 38382 m/sec, 104451892 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 816 secs. Pages in use: 471
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-08: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 340/623 153/2000 Szymanski-PT-b12-LTLCardinality-03 18181487 m, 39878 m/sec, 106197164 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 821 secs. Pages in use: 474
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-08: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 345/623 155/2000 Szymanski-PT-b12-LTLCardinality-03 18368681 m, 37438 m/sec, 107961665 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 826 secs. Pages in use: 478
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-08: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 350/623 158/2000 Szymanski-PT-b12-LTLCardinality-03 18723162 m, 70896 m/sec, 109309789 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 831 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-08: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 355/623 160/2000 Szymanski-PT-b12-LTLCardinality-03 19006669 m, 56701 m/sec, 110819753 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 836 secs. Pages in use: 488
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-08: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 360/623 163/2000 Szymanski-PT-b12-LTLCardinality-03 19275551 m, 53776 m/sec, 112364823 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 841 secs. Pages in use: 493
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-08: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 365/623 165/2000 Szymanski-PT-b12-LTLCardinality-03 19599666 m, 64823 m/sec, 113778567 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 846 secs. Pages in use: 497
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-08: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 370/623 168/2000 Szymanski-PT-b12-LTLCardinality-03 19866162 m, 53299 m/sec, 115313661 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 851 secs. Pages in use: 502
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-08: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 375/623 170/2000 Szymanski-PT-b12-LTLCardinality-03 20120094 m, 50786 m/sec, 116882964 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 856 secs. Pages in use: 506
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-08: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 380/623 172/2000 Szymanski-PT-b12-LTLCardinality-03 20397258 m, 55432 m/sec, 118396787 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 861 secs. Pages in use: 511
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-08: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 385/623 175/2000 Szymanski-PT-b12-LTLCardinality-03 20728667 m, 66281 m/sec, 119789334 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 866 secs. Pages in use: 515
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-08: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 390/623 177/2000 Szymanski-PT-b12-LTLCardinality-03 21015713 m, 57409 m/sec, 121296377 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 871 secs. Pages in use: 519
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-08: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 395/623 180/2000 Szymanski-PT-b12-LTLCardinality-03 21296143 m, 56086 m/sec, 122819762 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 876 secs. Pages in use: 524
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-08: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 400/623 182/2000 Szymanski-PT-b12-LTLCardinality-03 21576847 m, 56140 m/sec, 124352497 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 881 secs. Pages in use: 527
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-08: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 405/623 184/2000 Szymanski-PT-b12-LTLCardinality-03 21819211 m, 48472 m/sec, 125976378 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 886 secs. Pages in use: 531
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-08: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 410/623 186/2000 Szymanski-PT-b12-LTLCardinality-03 22096322 m, 55422 m/sec, 127510660 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 891 secs. Pages in use: 535
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-08: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 415/623 189/2000 Szymanski-PT-b12-LTLCardinality-03 22351458 m, 51027 m/sec, 129099248 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 896 secs. Pages in use: 539
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-08: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 420/623 192/2000 Szymanski-PT-b12-LTLCardinality-03 22707596 m, 71227 m/sec, 130444245 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 901 secs. Pages in use: 544
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-08: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 425/623 195/2000 Szymanski-PT-b12-LTLCardinality-03 23041148 m, 66710 m/sec, 131848627 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 906 secs. Pages in use: 548
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-08: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 430/623 197/2000 Szymanski-PT-b12-LTLCardinality-03 23312419 m, 54254 m/sec, 133393419 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 911 secs. Pages in use: 552
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-08: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 435/623 199/2000 Szymanski-PT-b12-LTLCardinality-03 23573233 m, 52162 m/sec, 134958909 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 916 secs. Pages in use: 556
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-08: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 440/623 201/2000 Szymanski-PT-b12-LTLCardinality-03 23867477 m, 58848 m/sec, 136445130 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 921 secs. Pages in use: 559
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-08: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 445/623 204/2000 Szymanski-PT-b12-LTLCardinality-03 24171300 m, 60764 m/sec, 137930633 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 926 secs. Pages in use: 564
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-08: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 450/623 206/2000 Szymanski-PT-b12-LTLCardinality-03 24373006 m, 40341 m/sec, 139681095 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 931 secs. Pages in use: 567
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-08: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 455/623 208/2000 Szymanski-PT-b12-LTLCardinality-03 24672702 m, 59939 m/sec, 141161112 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 936 secs. Pages in use: 571
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-08: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 460/623 212/2000 Szymanski-PT-b12-LTLCardinality-03 25079544 m, 81368 m/sec, 142376643 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 941 secs. Pages in use: 578
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-08: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 465/623 215/2000 Szymanski-PT-b12-LTLCardinality-03 25421452 m, 68381 m/sec, 143769209 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 946 secs. Pages in use: 583
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-08: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 470/623 217/2000 Szymanski-PT-b12-LTLCardinality-03 25739257 m, 63561 m/sec, 145215489 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 951 secs. Pages in use: 587
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-08: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 475/623 219/2000 Szymanski-PT-b12-LTLCardinality-03 25929971 m, 38142 m/sec, 146988034 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 956 secs. Pages in use: 591
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-08: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 480/623 220/2000 Szymanski-PT-b12-LTLCardinality-03 26114509 m, 36907 m/sec, 148762518 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 961 secs. Pages in use: 595
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-08: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 485/623 222/2000 Szymanski-PT-b12-LTLCardinality-03 26300537 m, 37205 m/sec, 150531189 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 966 secs. Pages in use: 600
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-08: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 490/623 225/2000 Szymanski-PT-b12-LTLCardinality-03 26601868 m, 60266 m/sec, 152009623 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 971 secs. Pages in use: 607
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-08: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 495/623 227/2000 Szymanski-PT-b12-LTLCardinality-03 26863700 m, 52366 m/sec, 153576519 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 976 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-08: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 500/623 229/2000 Szymanski-PT-b12-LTLCardinality-03 27164660 m, 60192 m/sec, 155055701 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 981 secs. Pages in use: 616
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-08: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 505/623 232/2000 Szymanski-PT-b12-LTLCardinality-03 27428665 m, 52801 m/sec, 156619901 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 986 secs. Pages in use: 622
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-08: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 510/623 234/2000 Szymanski-PT-b12-LTLCardinality-03 27682476 m, 50762 m/sec, 158206585 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 991 secs. Pages in use: 627
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-08: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 515/623 235/2000 Szymanski-PT-b12-LTLCardinality-03 27895083 m, 42521 m/sec, 159917381 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 996 secs. Pages in use: 630
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-08: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 520/623 237/2000 Szymanski-PT-b12-LTLCardinality-03 28099595 m, 40902 m/sec, 161653828 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1001 secs. Pages in use: 634
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-08: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 525/623 240/2000 Szymanski-PT-b12-LTLCardinality-03 28393728 m, 58826 m/sec, 163131178 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1006 secs. Pages in use: 639
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-08: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 530/623 242/2000 Szymanski-PT-b12-LTLCardinality-03 28654822 m, 52218 m/sec, 164679538 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1011 secs. Pages in use: 644
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-08: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 535/623 244/2000 Szymanski-PT-b12-LTLCardinality-03 28912288 m, 51493 m/sec, 166232968 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1016 secs. Pages in use: 649
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-08: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 540/623 246/2000 Szymanski-PT-b12-LTLCardinality-03 29167168 m, 50976 m/sec, 167793299 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1021 secs. Pages in use: 653
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-08: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 545/623 249/2000 Szymanski-PT-b12-LTLCardinality-03 29509831 m, 68532 m/sec, 169161797 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1026 secs. Pages in use: 658
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-08: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 550/623 252/2000 Szymanski-PT-b12-LTLCardinality-03 29887260 m, 75485 m/sec, 170449290 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1031 secs. Pages in use: 663
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-08: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 555/623 254/2000 Szymanski-PT-b12-LTLCardinality-03 30162218 m, 54991 m/sec, 171971944 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1036 secs. Pages in use: 668
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-08: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b12-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b12-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b12-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 560/623 257/2000 Szymanski-PT-b12-LTLCardinality-03 30418657 m, 51287 m/sec, 173485334 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1041 secs. Pages in use: 673
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
/home/mcc/BenchKit/BenchKit_head.sh: line 23: 402 Killed $BK_TOOL --conf=/home/mcc/BenchKit/bin/myconf --formula=$BK_EXAMINATION.xml $LOLA_TIMELIMIT $LOLA_MEMLIMIT model.pnml

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="Szymanski-PT-b12"
export BK_EXAMINATION="LTLCardinality"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is Szymanski-PT-b12, examination is LTLCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r401-tall-171690535400899"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/Szymanski-PT-b12.tgz
mv Szymanski-PT-b12 execution
cd execution
if [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "UpperBounds" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] || [ "LTLCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' LTLCardinality.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;