About the Execution of LoLA for Szymanski-PT-b04
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 16207.384 | 2010952.00 | 2074695.00 | 7020.90 | [undef] | Cannot compute |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r401-tall-171690535300866.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
....................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is Szymanski-PT-b04, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r401-tall-171690535300866
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 4.1M
-rw-r--r-- 1 mcc users 6.3K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 66K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.7K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 53K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 3.8K May 19 07:17 LTLCardinality.txt
-rw-r--r-- 1 mcc users 29K May 19 16:45 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.1K May 19 07:36 LTLFireability.txt
-rw-r--r-- 1 mcc users 18K May 19 19:27 LTLFireability.xml
-rw-r--r-- 1 mcc users 13K Apr 11 15:05 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 134K Apr 11 15:05 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 8.7K May 14 13:22 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 74K May 14 13:22 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.5K May 19 07:16 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.7K May 19 15:31 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:43 equiv_col
-rw-r--r-- 1 mcc users 4 May 18 16:43 instance
-rw-r--r-- 1 mcc users 6 May 18 16:43 iscolored
-rw-r--r-- 1 mcc users 3.7M May 18 16:43 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME Szymanski-PT-b04-CTLFireability-2024-00
FORMULA_NAME Szymanski-PT-b04-CTLFireability-2024-01
FORMULA_NAME Szymanski-PT-b04-CTLFireability-2024-02
FORMULA_NAME Szymanski-PT-b04-CTLFireability-2024-03
FORMULA_NAME Szymanski-PT-b04-CTLFireability-2024-04
FORMULA_NAME Szymanski-PT-b04-CTLFireability-2024-05
FORMULA_NAME Szymanski-PT-b04-CTLFireability-2024-06
FORMULA_NAME Szymanski-PT-b04-CTLFireability-2024-07
FORMULA_NAME Szymanski-PT-b04-CTLFireability-2024-08
FORMULA_NAME Szymanski-PT-b04-CTLFireability-2024-09
FORMULA_NAME Szymanski-PT-b04-CTLFireability-2024-10
FORMULA_NAME Szymanski-PT-b04-CTLFireability-2024-11
FORMULA_NAME Szymanski-PT-b04-CTLFireability-2023-12
FORMULA_NAME Szymanski-PT-b04-CTLFireability-2023-13
FORMULA_NAME Szymanski-PT-b04-CTLFireability-2023-14
FORMULA_NAME Szymanski-PT-b04-CTLFireability-2023-15
=== Now, execution of the tool begins
BK_START 1717183814226
BK_STOP 1717185825178
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mCTLFireability.xml[0m
[[35mlola[0m][I] Rule S: 256 transitions removed,260 places removed
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-00: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-03: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-04: AGAF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-09: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 13 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-00: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-03: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-04: AGAF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-09: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 18 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-00: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-03: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-04: AGAF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-09: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 23 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 38 (type EXCL) for 37 Szymanski-PT-b04-CTLFireability-2024-11
[[35mlola[0m][I] time limit : 198 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 59 (type EQUN) for 13 Szymanski-PT-b04-CTLFireability-2024-03
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 65 (type EQUN) for 16 Szymanski-PT-b04-CTLFireability-2024-04
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 69 (type EQUN) for 16 Szymanski-PT-b04-CTLFireability-2024-04
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-03: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-04: AGAF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-09: EG 0 2 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 3/198 1/2000 Szymanski-PT-b04-CTLFireability-2024-11 94577 m, 18915 m/sec, 341986 t fired, .
[[35mlola[0m][.] 59 EF STEQ 1/1785 0/5 Szymanski-PT-b04-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.] 65 EF STEQ 1/3571 0/5 Szymanski-PT-b04-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 69 EF STEQ 1/3571 0/5 Szymanski-PT-b04-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 29 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 65 (type EQUN) for Szymanski-PT-b04-CTLFireability-2024-04
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] LAUNCH task # 70 (type EQUN) for 31 Szymanski-PT-b04-CTLFireability-2024-09
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 69 (type EQUN) for Szymanski-PT-b04-CTLFireability-2024-04
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-03: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-09: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 8/198 2/2000 Szymanski-PT-b04-CTLFireability-2024-11 290962 m, 39277 m/sec, 1148109 t fired, .
[[35mlola[0m][.] 59 EF STEQ 6/3572 0/5 Szymanski-PT-b04-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.] 70 EF STEQ 5/3571 0/5 Szymanski-PT-b04-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 34 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 59 (type EQUN) for Szymanski-PT-b04-CTLFireability-2024-03
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-03: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-09: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 13/198 4/2000 Szymanski-PT-b04-CTLFireability-2024-11 500484 m, 41904 m/sec, 1943601 t fired, .
[[35mlola[0m][.] 70 EF STEQ 10/3571 0/5 Szymanski-PT-b04-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 39 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 70 (type EQUN) for Szymanski-PT-b04-CTLFireability-2024-09
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-03: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 18/198 5/2000 Szymanski-PT-b04-CTLFireability-2024-11 742143 m, 48331 m/sec, 2681764 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 44 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-03: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 23/198 6/2000 Szymanski-PT-b04-CTLFireability-2024-11 944552 m, 40481 m/sec, 3459581 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 49 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-03: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 28/198 7/2000 Szymanski-PT-b04-CTLFireability-2024-11 1125802 m, 36250 m/sec, 4282315 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 54 secs. Pages in use: 7
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-03: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 33/198 8/2000 Szymanski-PT-b04-CTLFireability-2024-11 1315976 m, 38034 m/sec, 5069812 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 59 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-03: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 38/198 10/2000 Szymanski-PT-b04-CTLFireability-2024-11 1511609 m, 39126 m/sec, 5854399 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 64 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-03: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 43/198 11/2000 Szymanski-PT-b04-CTLFireability-2024-11 1738790 m, 45436 m/sec, 6574023 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 69 secs. Pages in use: 11
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-03: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 48/198 12/2000 Szymanski-PT-b04-CTLFireability-2024-11 1885874 m, 29416 m/sec, 7419416 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 74 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-03: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 53/198 13/2000 Szymanski-PT-b04-CTLFireability-2024-11 2101316 m, 43088 m/sec, 8162731 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 79 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-03: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 58/198 14/2000 Szymanski-PT-b04-CTLFireability-2024-11 2302014 m, 40139 m/sec, 8922615 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 84 secs. Pages in use: 14
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-03: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 63/198 15/2000 Szymanski-PT-b04-CTLFireability-2024-11 2492130 m, 38023 m/sec, 9692433 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 89 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-03: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 68/198 16/2000 Szymanski-PT-b04-CTLFireability-2024-11 2706425 m, 42859 m/sec, 10433173 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 94 secs. Pages in use: 16
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-03: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 73/198 18/2000 Szymanski-PT-b04-CTLFireability-2024-11 2924238 m, 43562 m/sec, 11146256 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 99 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-03: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 78/198 19/2000 Szymanski-PT-b04-CTLFireability-2024-11 3137069 m, 42566 m/sec, 11861967 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 104 secs. Pages in use: 19
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-03: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 83/198 20/2000 Szymanski-PT-b04-CTLFireability-2024-11 3313795 m, 35345 m/sec, 12648370 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 109 secs. Pages in use: 20
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-03: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 88/198 21/2000 Szymanski-PT-b04-CTLFireability-2024-11 3520054 m, 41251 m/sec, 13365497 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 114 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-03: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 93/198 22/2000 Szymanski-PT-b04-CTLFireability-2024-11 3733609 m, 42711 m/sec, 14069302 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 119 secs. Pages in use: 22
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-03: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 98/198 23/2000 Szymanski-PT-b04-CTLFireability-2024-11 3934166 m, 40111 m/sec, 14788992 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 124 secs. Pages in use: 23
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-03: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 103/198 24/2000 Szymanski-PT-b04-CTLFireability-2024-11 4058431 m, 24853 m/sec, 15647420 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 129 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-03: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 108/198 25/2000 Szymanski-PT-b04-CTLFireability-2024-11 4249280 m, 38169 m/sec, 16370381 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 134 secs. Pages in use: 25
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-03: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 113/198 26/2000 Szymanski-PT-b04-CTLFireability-2024-11 4447569 m, 39657 m/sec, 17079967 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 139 secs. Pages in use: 26
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-03: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 118/198 27/2000 Szymanski-PT-b04-CTLFireability-2024-11 4636171 m, 37720 m/sec, 17807219 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 144 secs. Pages in use: 27
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-03: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 123/198 28/2000 Szymanski-PT-b04-CTLFireability-2024-11 4750910 m, 22947 m/sec, 18666860 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 149 secs. Pages in use: 28
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-03: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 128/198 29/2000 Szymanski-PT-b04-CTLFireability-2024-11 4895375 m, 28893 m/sec, 19480991 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 154 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-03: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 133/198 30/2000 Szymanski-PT-b04-CTLFireability-2024-11 5086711 m, 38267 m/sec, 20213410 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 159 secs. Pages in use: 30
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-03: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 138/198 31/2000 Szymanski-PT-b04-CTLFireability-2024-11 5275629 m, 37783 m/sec, 20918945 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 164 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-03: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 143/198 32/2000 Szymanski-PT-b04-CTLFireability-2024-11 5459286 m, 36731 m/sec, 21638614 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 169 secs. Pages in use: 32
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-03: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 148/198 33/2000 Szymanski-PT-b04-CTLFireability-2024-11 5648295 m, 37801 m/sec, 22349008 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 174 secs. Pages in use: 33
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-03: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 153/198 34/2000 Szymanski-PT-b04-CTLFireability-2024-11 5835409 m, 37422 m/sec, 23063821 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 179 secs. Pages in use: 34
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-03: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 158/198 35/2000 Szymanski-PT-b04-CTLFireability-2024-11 6030850 m, 39088 m/sec, 23767733 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 184 secs. Pages in use: 35
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-03: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 163/198 36/2000 Szymanski-PT-b04-CTLFireability-2024-11 6224661 m, 38762 m/sec, 24468024 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 189 secs. Pages in use: 36
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-03: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 168/198 38/2000 Szymanski-PT-b04-CTLFireability-2024-11 6412306 m, 37529 m/sec, 25168938 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 194 secs. Pages in use: 38
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-03: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 173/198 38/2000 Szymanski-PT-b04-CTLFireability-2024-11 6568910 m, 31320 m/sec, 25941965 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 199 secs. Pages in use: 38
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-03: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 178/198 39/2000 Szymanski-PT-b04-CTLFireability-2024-11 6714709 m, 29159 m/sec, 26753379 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 204 secs. Pages in use: 39
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-03: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 183/198 40/2000 Szymanski-PT-b04-CTLFireability-2024-11 6891339 m, 35326 m/sec, 27486359 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 209 secs. Pages in use: 40
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-03: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 188/198 41/2000 Szymanski-PT-b04-CTLFireability-2024-11 7071205 m, 35973 m/sec, 28200035 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 214 secs. Pages in use: 41
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-03: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 193/198 42/2000 Szymanski-PT-b04-CTLFireability-2024-11 7218689 m, 29496 m/sec, 28995949 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 219 secs. Pages in use: 42
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-03: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 198/198 43/2000 Szymanski-PT-b04-CTLFireability-2024-11 7402141 m, 36690 m/sec, 29689776 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 224 secs. Pages in use: 43
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 38 (type EXCL) for Szymanski-PT-b04-CTLFireability-2024-11 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-03: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 229 secs. Pages in use: 44
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 54 (type EXCL) for 53 Szymanski-PT-b04-CTLFireability-2023-15
[[35mlola[0m][I] time limit : 198 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 38 (type EXCL) for 37 Szymanski-PT-b04-CTLFireability-2024-11
[[35mlola[0m][I] time limit : 3371 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 54 (type EXCL) for Szymanski-PT-b04-CTLFireability-2023-15
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 33
[[35mlola[0m][I] fired transitions : 201
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-03: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 5/198 2/5 Szymanski-PT-b04-CTLFireability-2024-11 171655 m, -1446097 m/sec, 753331 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 234 secs. Pages in use: 44
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-03: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 10/198 3/5 Szymanski-PT-b04-CTLFireability-2024-11 384600 m, 42589 m/sec, 1554581 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 239 secs. Pages in use: 44
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-03: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 15/198 4/5 Szymanski-PT-b04-CTLFireability-2024-11 618218 m, 46723 m/sec, 2313183 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 244 secs. Pages in use: 44
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 38 (type EXCL) for Szymanski-PT-b04-CTLFireability-2024-11 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-03: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 249 secs. Pages in use: 44
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 48 (type EXCL) for 47 Szymanski-PT-b04-CTLFireability-2023-13
[[35mlola[0m][I] time limit : 209 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-03: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 5/209 2/2000 Szymanski-PT-b04-CTLFireability-2023-13 239273 m, 47854 m/sec, 995844 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 254 secs. Pages in use: 44
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-03: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 10/209 3/2000 Szymanski-PT-b04-CTLFireability-2023-13 479427 m, 48030 m/sec, 1957434 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 259 secs. Pages in use: 44
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-03: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 15/209 5/2000 Szymanski-PT-b04-CTLFireability-2023-13 713928 m, 46900 m/sec, 2875894 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 264 secs. Pages in use: 44
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-03: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 20/209 6/2000 Szymanski-PT-b04-CTLFireability-2023-13 937321 m, 44678 m/sec, 3834480 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 269 secs. Pages in use: 44
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-03: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 25/209 7/2000 Szymanski-PT-b04-CTLFireability-2023-13 1175110 m, 47557 m/sec, 4710262 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 274 secs. Pages in use: 44
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-03: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 30/209 9/2000 Szymanski-PT-b04-CTLFireability-2023-13 1415019 m, 47981 m/sec, 5589091 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 279 secs. Pages in use: 44
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-03: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 35/209 10/2000 Szymanski-PT-b04-CTLFireability-2023-13 1651360 m, 47268 m/sec, 6467639 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 284 secs. Pages in use: 44
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-03: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 40/209 12/2000 Szymanski-PT-b04-CTLFireability-2023-13 1882979 m, 46323 m/sec, 7328051 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 289 secs. Pages in use: 44
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-03: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 45/209 13/2000 Szymanski-PT-b04-CTLFireability-2023-13 2086276 m, 40659 m/sec, 8379618 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 294 secs. Pages in use: 44
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-03: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 50/209 14/2000 Szymanski-PT-b04-CTLFireability-2023-13 2329295 m, 48603 m/sec, 9187677 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 299 secs. Pages in use: 44
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-03: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 55/209 16/2000 Szymanski-PT-b04-CTLFireability-2023-13 2574873 m, 49115 m/sec, 10000580 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 304 secs. Pages in use: 44
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-03: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 60/209 17/2000 Szymanski-PT-b04-CTLFireability-2023-13 2790922 m, 43209 m/sec, 10928049 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 309 secs. Pages in use: 44
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-03: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 65/209 18/2000 Szymanski-PT-b04-CTLFireability-2023-13 3013111 m, 44437 m/sec, 11830274 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 314 secs. Pages in use: 44
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-03: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 70/209 19/2000 Szymanski-PT-b04-CTLFireability-2023-13 3255843 m, 48546 m/sec, 12634302 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 319 secs. Pages in use: 44
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-03: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 75/209 21/2000 Szymanski-PT-b04-CTLFireability-2023-13 3490182 m, 46867 m/sec, 13513138 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 324 secs. Pages in use: 44
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-03: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 80/209 22/2000 Szymanski-PT-b04-CTLFireability-2023-13 3725612 m, 47086 m/sec, 14366983 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 329 secs. Pages in use: 44
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-03: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 85/209 24/2000 Szymanski-PT-b04-CTLFireability-2023-13 3957370 m, 46351 m/sec, 15199019 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 334 secs. Pages in use: 44
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-03: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 90/209 25/2000 Szymanski-PT-b04-CTLFireability-2023-13 4185446 m, 45615 m/sec, 16076791 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 339 secs. Pages in use: 44
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-03: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 95/209 26/2000 Szymanski-PT-b04-CTLFireability-2023-13 4426860 m, 48282 m/sec, 16862264 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 344 secs. Pages in use: 44
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-03: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 100/209 28/2000 Szymanski-PT-b04-CTLFireability-2023-13 4666453 m, 47918 m/sec, 17663288 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 349 secs. Pages in use: 44
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-03: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 105/209 29/2000 Szymanski-PT-b04-CTLFireability-2023-13 4892242 m, 45157 m/sec, 18516491 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 354 secs. Pages in use: 44
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-03: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 110/209 30/2000 Szymanski-PT-b04-CTLFireability-2023-13 5129672 m, 47486 m/sec, 19327039 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 359 secs. Pages in use: 44
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-03: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 115/209 31/2000 Szymanski-PT-b04-CTLFireability-2023-13 5351230 m, 44311 m/sec, 20188530 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 364 secs. Pages in use: 44
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-03: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 120/209 33/2000 Szymanski-PT-b04-CTLFireability-2023-13 5581752 m, 46104 m/sec, 21048722 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 369 secs. Pages in use: 44
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-03: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 125/209 34/2000 Szymanski-PT-b04-CTLFireability-2023-13 5793894 m, 42428 m/sec, 21965596 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 374 secs. Pages in use: 44
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-03: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 130/209 35/2000 Szymanski-PT-b04-CTLFireability-2023-13 6028158 m, 46852 m/sec, 22764968 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 379 secs. Pages in use: 44
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-03: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 135/209 37/2000 Szymanski-PT-b04-CTLFireability-2023-13 6252406 m, 44849 m/sec, 23654185 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 384 secs. Pages in use: 44
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-03: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 140/209 38/2000 Szymanski-PT-b04-CTLFireability-2023-13 6484870 m, 46492 m/sec, 24454214 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 389 secs. Pages in use: 44
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-03: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 145/209 39/2000 Szymanski-PT-b04-CTLFireability-2023-13 6714808 m, 45987 m/sec, 25272114 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 394 secs. Pages in use: 44
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-03: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 150/209 40/2000 Szymanski-PT-b04-CTLFireability-2023-13 6949335 m, 46905 m/sec, 26057436 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 399 secs. Pages in use: 44
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-03: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 155/209 42/2000 Szymanski-PT-b04-CTLFireability-2023-13 7180121 m, 46157 m/sec, 26861215 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 404 secs. Pages in use: 44
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-03: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 160/209 43/2000 Szymanski-PT-b04-CTLFireability-2023-13 7402677 m, 44511 m/sec, 27728170 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 409 secs. Pages in use: 44
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-03: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 165/209 44/2000 Szymanski-PT-b04-CTLFireability-2023-13 7580266 m, 35517 m/sec, 28922510 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 414 secs. Pages in use: 44
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-03: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 170/209 45/2000 Szymanski-PT-b04-CTLFireability-2023-13 7799943 m, 43935 m/sec, 29770552 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 419 secs. Pages in use: 45
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-03: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 175/209 46/2000 Szymanski-PT-b04-CTLFireability-2023-13 8027485 m, 45508 m/sec, 30579724 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 424 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-03: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 180/209 48/2000 Szymanski-PT-b04-CTLFireability-2023-13 8260100 m, 46523 m/sec, 31375263 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 429 secs. Pages in use: 48
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-03: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 185/209 49/2000 Szymanski-PT-b04-CTLFireability-2023-13 8454507 m, 38881 m/sec, 32361212 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 434 secs. Pages in use: 49
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-03: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 190/209 50/2000 Szymanski-PT-b04-CTLFireability-2023-13 8682540 m, 45606 m/sec, 33182004 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 439 secs. Pages in use: 50
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-03: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 195/209 51/2000 Szymanski-PT-b04-CTLFireability-2023-13 8903872 m, 44266 m/sec, 34047406 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 444 secs. Pages in use: 51
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-03: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 200/209 53/2000 Szymanski-PT-b04-CTLFireability-2023-13 9135445 m, 46314 m/sec, 34842333 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 449 secs. Pages in use: 53
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-03: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 205/209 54/2000 Szymanski-PT-b04-CTLFireability-2023-13 9365460 m, 46003 m/sec, 35638028 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 454 secs. Pages in use: 54
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 48 (type EXCL) for Szymanski-PT-b04-CTLFireability-2023-13 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-03: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 459 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 45 (type EXCL) for 40 Szymanski-PT-b04-CTLFireability-2023-12
[[35mlola[0m][I] time limit : 209 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 48 (type EXCL) for 47 Szymanski-PT-b04-CTLFireability-2023-13
[[35mlola[0m][I] time limit : 3141 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 45 (type EXCL) for Szymanski-PT-b04-CTLFireability-2023-12
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 33
[[35mlola[0m][I] fired transitions : 33
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-03: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 5/209 2/5 Szymanski-PT-b04-CTLFireability-2023-13 217851 m, -1829521 m/sec, 909886 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 464 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-03: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 10/209 3/5 Szymanski-PT-b04-CTLFireability-2023-13 460618 m, 48553 m/sec, 1888188 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 469 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-03: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 15/209 5/5 Szymanski-PT-b04-CTLFireability-2023-13 696874 m, 47251 m/sec, 2824425 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 474 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 48 (type EXCL) for Szymanski-PT-b04-CTLFireability-2023-13 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-03: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 479 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 43 (type EXCL) for 40 Szymanski-PT-b04-CTLFireability-2023-12
[[35mlola[0m][I] time limit : 222 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-03: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 5/222 3/2000 Szymanski-PT-b04-CTLFireability-2023-12 392300 m, 78460 m/sec, 1143839 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 484 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-03: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 10/222 5/2000 Szymanski-PT-b04-CTLFireability-2023-12 754349 m, 72409 m/sec, 2340658 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 489 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-03: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 15/222 7/2000 Szymanski-PT-b04-CTLFireability-2023-12 1140933 m, 77316 m/sec, 3463409 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 494 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-03: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 20/222 10/2000 Szymanski-PT-b04-CTLFireability-2023-12 1558009 m, 83415 m/sec, 4487782 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 499 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-03: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 25/222 12/2000 Szymanski-PT-b04-CTLFireability-2023-12 1920530 m, 72504 m/sec, 5639213 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 504 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-03: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 30/222 14/2000 Szymanski-PT-b04-CTLFireability-2023-12 2284246 m, 72743 m/sec, 6752449 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 509 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-03: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 35/222 16/2000 Szymanski-PT-b04-CTLFireability-2023-12 2695960 m, 82342 m/sec, 7704513 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 514 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-03: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 40/222 18/2000 Szymanski-PT-b04-CTLFireability-2023-12 3034254 m, 67658 m/sec, 8863162 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 519 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-03: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 45/222 20/2000 Szymanski-PT-b04-CTLFireability-2023-12 3431941 m, 79537 m/sec, 9834839 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 524 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-03: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 50/222 23/2000 Szymanski-PT-b04-CTLFireability-2023-12 3815237 m, 76659 m/sec, 10838740 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 529 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-03: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 55/222 25/2000 Szymanski-PT-b04-CTLFireability-2023-12 4183588 m, 73670 m/sec, 11877188 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 534 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-03: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 60/222 27/2000 Szymanski-PT-b04-CTLFireability-2023-12 4583639 m, 80010 m/sec, 12809108 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 539 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-03: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 65/222 29/2000 Szymanski-PT-b04-CTLFireability-2023-12 4965212 m, 76314 m/sec, 13785275 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 544 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-03: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 70/222 31/2000 Szymanski-PT-b04-CTLFireability-2023-12 5335683 m, 74094 m/sec, 14792883 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 549 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-03: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 75/222 33/2000 Szymanski-PT-b04-CTLFireability-2023-12 5710619 m, 74987 m/sec, 15778797 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 554 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-03: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 80/222 35/2000 Szymanski-PT-b04-CTLFireability-2023-12 6061240 m, 70124 m/sec, 16840597 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 559 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-03: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 85/222 38/2000 Szymanski-PT-b04-CTLFireability-2023-12 6432482 m, 74248 m/sec, 17821712 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 564 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-03: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 90/222 40/2000 Szymanski-PT-b04-CTLFireability-2023-12 6810751 m, 75653 m/sec, 18779747 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 569 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-03: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 95/222 42/2000 Szymanski-PT-b04-CTLFireability-2023-12 7191551 m, 76160 m/sec, 19716072 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 574 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-03: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 100/222 43/2000 Szymanski-PT-b04-CTLFireability-2023-12 7486178 m, 58925 m/sec, 20928373 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 579 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-03: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 105/222 45/2000 Szymanski-PT-b04-CTLFireability-2023-12 7819700 m, 66704 m/sec, 22015170 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 584 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-03: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 110/222 47/2000 Szymanski-PT-b04-CTLFireability-2023-12 8194553 m, 74970 m/sec, 22957856 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 589 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-03: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 115/222 49/2000 Szymanski-PT-b04-CTLFireability-2023-12 8512868 m, 63663 m/sec, 24086704 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 594 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-03: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 120/222 51/2000 Szymanski-PT-b04-CTLFireability-2023-12 8874973 m, 72421 m/sec, 25021934 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 599 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-03: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 125/222 53/2000 Szymanski-PT-b04-CTLFireability-2023-12 9237163 m, 72438 m/sec, 25953372 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 604 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-03: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 130/222 55/2000 Szymanski-PT-b04-CTLFireability-2023-12 9605022 m, 73571 m/sec, 26862392 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 609 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-03: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 135/222 57/2000 Szymanski-PT-b04-CTLFireability-2023-12 9973299 m, 73655 m/sec, 27764147 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 614 secs. Pages in use: 57
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-03: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 140/222 59/2000 Szymanski-PT-b04-CTLFireability-2023-12 10338707 m, 73081 m/sec, 28658964 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 619 secs. Pages in use: 59
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-03: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 145/222 61/2000 Szymanski-PT-b04-CTLFireability-2023-12 10704638 m, 73186 m/sec, 29546808 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 624 secs. Pages in use: 61
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-03: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 150/222 63/2000 Szymanski-PT-b04-CTLFireability-2023-12 11069289 m, 72930 m/sec, 30429321 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 629 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-03: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 155/222 65/2000 Szymanski-PT-b04-CTLFireability-2023-12 11422497 m, 70641 m/sec, 31356001 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 634 secs. Pages in use: 65
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-03: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 160/222 67/2000 Szymanski-PT-b04-CTLFireability-2023-12 11779254 m, 71351 m/sec, 32260627 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 639 secs. Pages in use: 67
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-03: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 165/222 69/2000 Szymanski-PT-b04-CTLFireability-2023-12 12141223 m, 72393 m/sec, 33148847 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 644 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-03: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 170/222 71/2000 Szymanski-PT-b04-CTLFireability-2023-12 12477347 m, 67224 m/sec, 34119271 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 649 secs. Pages in use: 71
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-03: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 175/222 73/2000 Szymanski-PT-b04-CTLFireability-2023-12 12832271 m, 70984 m/sec, 35031669 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 654 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-03: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 180/222 75/2000 Szymanski-PT-b04-CTLFireability-2023-12 13187737 m, 71093 m/sec, 35918481 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 659 secs. Pages in use: 75
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-03: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 185/222 77/2000 Szymanski-PT-b04-CTLFireability-2023-12 13535017 m, 69456 m/sec, 36844147 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 664 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-03: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 190/222 79/2000 Szymanski-PT-b04-CTLFireability-2023-12 13891821 m, 71360 m/sec, 37725961 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 669 secs. Pages in use: 79
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-03: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 195/222 81/2000 Szymanski-PT-b04-CTLFireability-2023-12 14242599 m, 70155 m/sec, 38628171 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 674 secs. Pages in use: 81
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-03: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 200/222 83/2000 Szymanski-PT-b04-CTLFireability-2023-12 14592123 m, 69904 m/sec, 39523220 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 679 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-03: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 205/222 85/2000 Szymanski-PT-b04-CTLFireability-2023-12 14906175 m, 62810 m/sec, 40567017 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 684 secs. Pages in use: 85
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-03: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 210/222 87/2000 Szymanski-PT-b04-CTLFireability-2023-12 15257003 m, 70165 m/sec, 41458816 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 689 secs. Pages in use: 87
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-03: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 215/222 89/2000 Szymanski-PT-b04-CTLFireability-2023-12 15605959 m, 69791 m/sec, 42355471 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 694 secs. Pages in use: 89
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-03: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 220/222 90/2000 Szymanski-PT-b04-CTLFireability-2023-12 15939843 m, 66776 m/sec, 43294673 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 699 secs. Pages in use: 90
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 43 (type EXCL) for Szymanski-PT-b04-CTLFireability-2023-12 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-03: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 0 0 3 1 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 704 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 35 (type EXCL) for 34 Szymanski-PT-b04-CTLFireability-2024-10
[[35mlola[0m][I] time limit : 222 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 43 (type EXCL) for 40 Szymanski-PT-b04-CTLFireability-2023-12
[[35mlola[0m][I] time limit : 2896 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 35 (type EXCL) for Szymanski-PT-b04-CTLFireability-2024-10
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 33
[[35mlola[0m][I] fired transitions : 199
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-03: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 5/222 3/5 Szymanski-PT-b04-CTLFireability-2023-12 375081 m, -3112952 m/sec, 1083798 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 709 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-03: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 10/222 5/5 Szymanski-PT-b04-CTLFireability-2023-12 740126 m, 73009 m/sec, 2274144 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 714 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 43 (type EXCL) for Szymanski-PT-b04-CTLFireability-2023-12 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-03: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 719 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 29 (type EXCL) for 28 Szymanski-PT-b04-CTLFireability-2024-08
[[35mlola[0m][I] time limit : 240 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 29 (type EXCL) for Szymanski-PT-b04-CTLFireability-2024-08
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 33
[[35mlola[0m][I] fired transitions : 33
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 26 (type EXCL) for 25 Szymanski-PT-b04-CTLFireability-2024-07
[[35mlola[0m][I] time limit : 261 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 26 (type EXCL) for Szymanski-PT-b04-CTLFireability-2024-07
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 33
[[35mlola[0m][I] fired transitions : 66
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 23 (type EXCL) for 22 Szymanski-PT-b04-CTLFireability-2024-06
[[35mlola[0m][I] time limit : 288 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-03: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 5/288 1/2000 Szymanski-PT-b04-CTLFireability-2024-06 158834 m, 31766 m/sec, 658146 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 724 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-03: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 10/288 2/2000 Szymanski-PT-b04-CTLFireability-2024-06 313568 m, 30946 m/sec, 1237010 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 729 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-03: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 15/288 3/2000 Szymanski-PT-b04-CTLFireability-2024-06 459928 m, 29272 m/sec, 1883497 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 734 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-03: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 20/288 4/2000 Szymanski-PT-b04-CTLFireability-2024-06 601092 m, 28232 m/sec, 2490889 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 739 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-03: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 25/288 5/2000 Szymanski-PT-b04-CTLFireability-2024-06 746693 m, 29120 m/sec, 3056745 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 744 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-03: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 30/288 6/2000 Szymanski-PT-b04-CTLFireability-2024-06 884784 m, 27618 m/sec, 3633948 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 749 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-03: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 35/288 7/2000 Szymanski-PT-b04-CTLFireability-2024-06 1027616 m, 28566 m/sec, 4169345 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 754 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-03: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 40/288 7/2000 Szymanski-PT-b04-CTLFireability-2024-06 1168691 m, 28215 m/sec, 4689882 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 759 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-03: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 45/288 8/2000 Szymanski-PT-b04-CTLFireability-2024-06 1311968 m, 28655 m/sec, 5211500 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 764 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-03: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 50/288 9/2000 Szymanski-PT-b04-CTLFireability-2024-06 1455176 m, 28641 m/sec, 5711705 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 769 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-03: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 55/288 10/2000 Szymanski-PT-b04-CTLFireability-2024-06 1599516 m, 28868 m/sec, 6178324 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 774 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-03: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 60/288 11/2000 Szymanski-PT-b04-CTLFireability-2024-06 1730619 m, 26220 m/sec, 6813569 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 779 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-03: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 65/288 12/2000 Szymanski-PT-b04-CTLFireability-2024-06 1872439 m, 28364 m/sec, 7293522 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 784 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-03: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 70/288 12/2000 Szymanski-PT-b04-CTLFireability-2024-06 1995858 m, 24683 m/sec, 7990409 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 789 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-03: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 75/288 13/2000 Szymanski-PT-b04-CTLFireability-2024-06 2133391 m, 27506 m/sec, 8528256 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 794 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-03: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 80/288 14/2000 Szymanski-PT-b04-CTLFireability-2024-06 2275089 m, 28339 m/sec, 9008821 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 799 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-03: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 85/288 15/2000 Szymanski-PT-b04-CTLFireability-2024-06 2419433 m, 28868 m/sec, 9497302 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 804 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-03: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 90/288 15/2000 Szymanski-PT-b04-CTLFireability-2024-06 2561736 m, 28460 m/sec, 9959457 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 809 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-03: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 95/288 16/2000 Szymanski-PT-b04-CTLFireability-2024-06 2701213 m, 27895 m/sec, 10446070 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 814 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-03: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 100/288 17/2000 Szymanski-PT-b04-CTLFireability-2024-06 2829663 m, 25690 m/sec, 11069568 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 819 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-03: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 105/288 18/2000 Szymanski-PT-b04-CTLFireability-2024-06 2968670 m, 27801 m/sec, 11574408 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 824 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-03: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 110/288 19/2000 Szymanski-PT-b04-CTLFireability-2024-06 3102777 m, 26821 m/sec, 12117557 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 829 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-03: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 115/288 19/2000 Szymanski-PT-b04-CTLFireability-2024-06 3242325 m, 27909 m/sec, 12591147 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 834 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-03: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 120/288 20/2000 Szymanski-PT-b04-CTLFireability-2024-06 3380144 m, 27563 m/sec, 13073182 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 839 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-03: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 125/288 21/2000 Szymanski-PT-b04-CTLFireability-2024-06 3520552 m, 28081 m/sec, 13609587 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 844 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-03: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 130/288 22/2000 Szymanski-PT-b04-CTLFireability-2024-06 3660845 m, 28058 m/sec, 14117079 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 849 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-03: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 135/288 23/2000 Szymanski-PT-b04-CTLFireability-2024-06 3797549 m, 27340 m/sec, 14595522 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 854 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-03: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 140/288 23/2000 Szymanski-PT-b04-CTLFireability-2024-06 3930689 m, 26628 m/sec, 15112025 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 859 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-03: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 145/288 24/2000 Szymanski-PT-b04-CTLFireability-2024-06 4068486 m, 27559 m/sec, 15572026 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 864 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-03: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 150/288 25/2000 Szymanski-PT-b04-CTLFireability-2024-06 4197931 m, 25889 m/sec, 16117294 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 869 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-03: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 155/288 26/2000 Szymanski-PT-b04-CTLFireability-2024-06 4335547 m, 27523 m/sec, 16566998 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 874 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-03: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 160/288 26/2000 Szymanski-PT-b04-CTLFireability-2024-06 4473022 m, 27495 m/sec, 17009700 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 879 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-03: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 165/288 27/2000 Szymanski-PT-b04-CTLFireability-2024-06 4610242 m, 27444 m/sec, 17481138 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 884 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-03: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 170/288 28/2000 Szymanski-PT-b04-CTLFireability-2024-06 4747734 m, 27498 m/sec, 17929661 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 889 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-03: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 175/288 29/2000 Szymanski-PT-b04-CTLFireability-2024-06 4877897 m, 26032 m/sec, 18468198 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 894 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-03: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 180/288 30/2000 Szymanski-PT-b04-CTLFireability-2024-06 5013870 m, 27194 m/sec, 18917358 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 899 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-03: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 185/288 30/2000 Szymanski-PT-b04-CTLFireability-2024-06 5144154 m, 26056 m/sec, 19449080 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 904 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-03: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 190/288 31/2000 Szymanski-PT-b04-CTLFireability-2024-06 5277625 m, 26694 m/sec, 19938596 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 909 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-03: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 195/288 32/2000 Szymanski-PT-b04-CTLFireability-2024-06 5411784 m, 26831 m/sec, 20444656 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 914 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-03: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 200/288 33/2000 Szymanski-PT-b04-CTLFireability-2024-06 5544722 m, 26587 m/sec, 20904207 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 919 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-03: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 205/288 33/2000 Szymanski-PT-b04-CTLFireability-2024-06 5677483 m, 26552 m/sec, 21380894 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 924 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-03: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 210/288 34/2000 Szymanski-PT-b04-CTLFireability-2024-06 5799863 m, 24476 m/sec, 21984900 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 929 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-03: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 215/288 35/2000 Szymanski-PT-b04-CTLFireability-2024-06 5930547 m, 26136 m/sec, 22441473 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 934 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-03: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 220/288 35/2000 Szymanski-PT-b04-CTLFireability-2024-06 6060899 m, 26070 m/sec, 22898362 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 939 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-03: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 225/288 36/2000 Szymanski-PT-b04-CTLFireability-2024-06 6191413 m, 26102 m/sec, 23446573 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 944 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-03: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 230/288 37/2000 Szymanski-PT-b04-CTLFireability-2024-06 6324156 m, 26548 m/sec, 23891150 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 949 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-03: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 235/288 38/2000 Szymanski-PT-b04-CTLFireability-2024-06 6456446 m, 26458 m/sec, 24334483 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 954 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-03: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 240/288 38/2000 Szymanski-PT-b04-CTLFireability-2024-06 6586060 m, 25922 m/sec, 24798632 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 959 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-03: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 245/288 39/2000 Szymanski-PT-b04-CTLFireability-2024-06 6717346 m, 26257 m/sec, 25280404 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 964 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-03: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 250/288 40/2000 Szymanski-PT-b04-CTLFireability-2024-06 6850829 m, 26696 m/sec, 25724209 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 969 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-03: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 255/288 41/2000 Szymanski-PT-b04-CTLFireability-2024-06 6982002 m, 26234 m/sec, 26167151 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 974 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-03: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 260/288 41/2000 Szymanski-PT-b04-CTLFireability-2024-06 7112774 m, 26154 m/sec, 26631570 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 979 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-03: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 265/288 42/2000 Szymanski-PT-b04-CTLFireability-2024-06 7245267 m, 26498 m/sec, 27086878 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 984 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-03: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 270/288 43/2000 Szymanski-PT-b04-CTLFireability-2024-06 7376116 m, 26169 m/sec, 27566346 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 989 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-03: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 275/288 43/2000 Szymanski-PT-b04-CTLFireability-2024-06 7483362 m, 21449 m/sec, 28392270 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 994 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-03: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 280/288 44/2000 Szymanski-PT-b04-CTLFireability-2024-06 7606310 m, 24589 m/sec, 29009221 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 999 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-03: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 285/288 45/2000 Szymanski-PT-b04-CTLFireability-2024-06 7733334 m, 25404 m/sec, 29546860 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1004 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 23 (type EXCL) for Szymanski-PT-b04-CTLFireability-2024-06 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-03: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1009 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 11 (type EXCL) for 10 Szymanski-PT-b04-CTLFireability-2024-02
[[35mlola[0m][I] time limit : 287 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 23 (type EXCL) for 22 Szymanski-PT-b04-CTLFireability-2024-06
[[35mlola[0m][I] time limit : 2591 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-03: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 CTL EXCL 5/287 1/2000 Szymanski-PT-b04-CTLFireability-2024-02 152435 m, 30487 m/sec, 639497 t fired, .
[[35mlola[0m][.] 23 CTL EXCL 5/2591 1/5 Szymanski-PT-b04-CTLFireability-2024-06 151711 m, -1516324 m/sec, 636546 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1014 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-03: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 CTL EXCL 10/287 2/2000 Szymanski-PT-b04-CTLFireability-2024-02 309164 m, 31345 m/sec, 1221420 t fired, .
[[35mlola[0m][.] 23 CTL EXCL 10/259 2/5 Szymanski-PT-b04-CTLFireability-2024-06 308021 m, 31262 m/sec, 1218014 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1019 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-03: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 CTL EXCL 15/287 3/2000 Szymanski-PT-b04-CTLFireability-2024-02 457927 m, 29752 m/sec, 1872027 t fired, .
[[35mlola[0m][.] 23 CTL EXCL 15/259 3/5 Szymanski-PT-b04-CTLFireability-2024-06 456327 m, 29661 m/sec, 1866142 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1024 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-03: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 CTL EXCL 20/287 4/2000 Szymanski-PT-b04-CTLFireability-2024-02 600462 m, 28507 m/sec, 2487673 t fired, .
[[35mlola[0m][.] 23 CTL EXCL 20/259 4/5 Szymanski-PT-b04-CTLFireability-2024-06 598465 m, 28427 m/sec, 2475517 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1029 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-03: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 CTL EXCL 25/287 5/2000 Szymanski-PT-b04-CTLFireability-2024-02 747037 m, 29315 m/sec, 3060182 t fired, .
[[35mlola[0m][.] 23 CTL EXCL 25/259 5/5 Szymanski-PT-b04-CTLFireability-2024-06 745848 m, 29476 m/sec, 3050070 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1034 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 23 (type EXCL) for Szymanski-PT-b04-CTLFireability-2024-06 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-03: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 CTL EXCL 30/287 6/2000 Szymanski-PT-b04-CTLFireability-2024-02 886068 m, 27806 m/sec, 3638869 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1039 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-03: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 CTL EXCL 35/287 7/2000 Szymanski-PT-b04-CTLFireability-2024-02 1029793 m, 28745 m/sec, 4177884 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1044 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-03: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 CTL EXCL 40/287 7/2000 Szymanski-PT-b04-CTLFireability-2024-02 1172056 m, 28452 m/sec, 4702070 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1049 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-03: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 CTL EXCL 45/287 8/2000 Szymanski-PT-b04-CTLFireability-2024-02 1316117 m, 28812 m/sec, 5231420 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1054 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-03: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 CTL EXCL 50/287 9/2000 Szymanski-PT-b04-CTLFireability-2024-02 1460163 m, 28809 m/sec, 5729285 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1059 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-03: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 CTL EXCL 55/287 10/2000 Szymanski-PT-b04-CTLFireability-2024-02 1605562 m, 29079 m/sec, 6199397 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1064 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-03: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 CTL EXCL 60/287 11/2000 Szymanski-PT-b04-CTLFireability-2024-02 1738458 m, 26579 m/sec, 6840429 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1069 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-03: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 CTL EXCL 65/287 12/2000 Szymanski-PT-b04-CTLFireability-2024-02 1880717 m, 28451 m/sec, 7322707 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1074 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-03: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 CTL EXCL 70/287 12/2000 Szymanski-PT-b04-CTLFireability-2024-02 2004989 m, 24854 m/sec, 8021406 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1079 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-03: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 CTL EXCL 75/287 13/2000 Szymanski-PT-b04-CTLFireability-2024-02 2142231 m, 27448 m/sec, 8559363 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1084 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-03: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 CTL EXCL 80/287 14/2000 Szymanski-PT-b04-CTLFireability-2024-02 2283174 m, 28188 m/sec, 9037934 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1089 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-03: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 CTL EXCL 85/287 15/2000 Szymanski-PT-b04-CTLFireability-2024-02 2426781 m, 28721 m/sec, 9526914 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1094 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-03: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 CTL EXCL 90/287 16/2000 Szymanski-PT-b04-CTLFireability-2024-02 2568091 m, 28262 m/sec, 9984545 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1099 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-03: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 CTL EXCL 95/287 16/2000 Szymanski-PT-b04-CTLFireability-2024-02 2705763 m, 27534 m/sec, 10490330 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1104 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-03: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 CTL EXCL 100/287 17/2000 Szymanski-PT-b04-CTLFireability-2024-02 2834425 m, 25732 m/sec, 11103075 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1109 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-03: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 CTL EXCL 105/287 18/2000 Szymanski-PT-b04-CTLFireability-2024-02 2973631 m, 27841 m/sec, 11597517 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1114 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-03: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 CTL EXCL 110/287 19/2000 Szymanski-PT-b04-CTLFireability-2024-02 3107467 m, 26767 m/sec, 12140531 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1119 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-03: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 CTL EXCL 115/287 19/2000 Szymanski-PT-b04-CTLFireability-2024-02 3247586 m, 28023 m/sec, 12616873 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1124 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-03: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 CTL EXCL 120/287 20/2000 Szymanski-PT-b04-CTLFireability-2024-02 3385168 m, 27516 m/sec, 13111773 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1129 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-03: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 CTL EXCL 125/287 21/2000 Szymanski-PT-b04-CTLFireability-2024-02 3526813 m, 28329 m/sec, 13643614 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1134 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-03: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 CTL EXCL 130/287 22/2000 Szymanski-PT-b04-CTLFireability-2024-02 3666450 m, 27927 m/sec, 14168050 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1139 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-03: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 CTL EXCL 135/287 23/2000 Szymanski-PT-b04-CTLFireability-2024-02 3805089 m, 27727 m/sec, 14632189 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1144 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-03: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 CTL EXCL 140/287 23/2000 Szymanski-PT-b04-CTLFireability-2024-02 3938641 m, 26710 m/sec, 15150627 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1149 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-03: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 CTL EXCL 145/287 24/2000 Szymanski-PT-b04-CTLFireability-2024-02 4076096 m, 27491 m/sec, 15621009 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1154 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-03: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 CTL EXCL 150/287 25/2000 Szymanski-PT-b04-CTLFireability-2024-02 4206763 m, 26133 m/sec, 16159697 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1159 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-03: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 CTL EXCL 155/287 26/2000 Szymanski-PT-b04-CTLFireability-2024-02 4344798 m, 27607 m/sec, 16611667 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1164 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-03: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 CTL EXCL 160/287 26/2000 Szymanski-PT-b04-CTLFireability-2024-02 4482558 m, 27552 m/sec, 17056213 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1169 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-03: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 CTL EXCL 165/287 27/2000 Szymanski-PT-b04-CTLFireability-2024-02 4620362 m, 27560 m/sec, 17530737 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1174 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-03: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 CTL EXCL 170/287 28/2000 Szymanski-PT-b04-CTLFireability-2024-02 4758372 m, 27602 m/sec, 17982534 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1179 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-03: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 CTL EXCL 175/287 29/2000 Szymanski-PT-b04-CTLFireability-2024-02 4888806 m, 26086 m/sec, 18522238 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1184 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-03: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 CTL EXCL 180/287 30/2000 Szymanski-PT-b04-CTLFireability-2024-02 5025257 m, 27290 m/sec, 18975179 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1189 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-03: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 CTL EXCL 185/287 30/2000 Szymanski-PT-b04-CTLFireability-2024-02 5155277 m, 26004 m/sec, 19550201 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1194 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-03: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 CTL EXCL 190/287 31/2000 Szymanski-PT-b04-CTLFireability-2024-02 5292751 m, 27494 m/sec, 20007447 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1199 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-03: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 CTL EXCL 195/287 32/2000 Szymanski-PT-b04-CTLFireability-2024-02 5429111 m, 27272 m/sec, 20522693 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1204 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-03: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 CTL EXCL 200/287 33/2000 Szymanski-PT-b04-CTLFireability-2024-02 5563733 m, 26924 m/sec, 20989812 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1209 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-03: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 CTL EXCL 205/287 33/2000 Szymanski-PT-b04-CTLFireability-2024-02 5697224 m, 26698 m/sec, 21469594 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1214 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-03: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 CTL EXCL 210/287 34/2000 Szymanski-PT-b04-CTLFireability-2024-02 5820380 m, 24631 m/sec, 22093584 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1219 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-03: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 CTL EXCL 215/287 35/2000 Szymanski-PT-b04-CTLFireability-2024-02 5956454 m, 27214 m/sec, 22552081 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1224 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-03: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 CTL EXCL 220/287 36/2000 Szymanski-PT-b04-CTLFireability-2024-02 6088936 m, 26496 m/sec, 23042705 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1229 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-03: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 CTL EXCL 225/287 36/2000 Szymanski-PT-b04-CTLFireability-2024-02 6224622 m, 27137 m/sec, 23582786 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1234 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-03: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 CTL EXCL 230/287 37/2000 Szymanski-PT-b04-CTLFireability-2024-02 6359974 m, 27070 m/sec, 24038387 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1239 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-03: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 CTL EXCL 235/287 38/2000 Szymanski-PT-b04-CTLFireability-2024-02 6493850 m, 26775 m/sec, 24511287 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1244 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-03: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 CTL EXCL 240/287 39/2000 Szymanski-PT-b04-CTLFireability-2024-02 6627821 m, 26794 m/sec, 24974138 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1249 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-03: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 CTL EXCL 245/287 39/2000 Szymanski-PT-b04-CTLFireability-2024-02 6760188 m, 26473 m/sec, 25455977 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1254 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-03: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 CTL EXCL 250/287 40/2000 Szymanski-PT-b04-CTLFireability-2024-02 6894258 m, 26814 m/sec, 25904156 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1259 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-03: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 CTL EXCL 255/287 41/2000 Szymanski-PT-b04-CTLFireability-2024-02 7028798 m, 26908 m/sec, 26356933 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1264 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-03: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 CTL EXCL 260/287 42/2000 Szymanski-PT-b04-CTLFireability-2024-02 7162041 m, 26648 m/sec, 26834271 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1269 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-03: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 CTL EXCL 265/287 42/2000 Szymanski-PT-b04-CTLFireability-2024-02 7296087 m, 26809 m/sec, 27290993 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1274 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-03: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 CTL EXCL 270/287 43/2000 Szymanski-PT-b04-CTLFireability-2024-02 7419695 m, 24721 m/sec, 27904514 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1279 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-03: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 CTL EXCL 275/287 44/2000 Szymanski-PT-b04-CTLFireability-2024-02 7525224 m, 21105 m/sec, 28765730 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1284 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-03: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 CTL EXCL 280/287 44/2000 Szymanski-PT-b04-CTLFireability-2024-02 7657345 m, 26424 m/sec, 29261668 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1289 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-03: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 CTL EXCL 285/287 45/2000 Szymanski-PT-b04-CTLFireability-2024-02 7787374 m, 26005 m/sec, 29766964 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1294 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 11 (type EXCL) for Szymanski-PT-b04-CTLFireability-2024-02 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-03: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1299 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 5 (type EXCL) for 0 Szymanski-PT-b04-CTLFireability-2024-00
[[35mlola[0m][I] time limit : 287 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 11 (type EXCL) for 10 Szymanski-PT-b04-CTLFireability-2024-02
[[35mlola[0m][I] time limit : 2301 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 5 (type EXCL) for Szymanski-PT-b04-CTLFireability-2024-00
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 32
[[35mlola[0m][I] fired transitions : 65
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-00: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-03: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 CTL EXCL 5/328 1/5 Szymanski-PT-b04-CTLFireability-2024-02 157850 m, -1525904 m/sec, 654489 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1304 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-00: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-03: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 CTL EXCL 10/328 2/5 Szymanski-PT-b04-CTLFireability-2024-02 314382 m, 31306 m/sec, 1241344 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1309 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-00: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-03: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 CTL EXCL 15/328 3/5 Szymanski-PT-b04-CTLFireability-2024-02 462542 m, 29632 m/sec, 1896162 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1314 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-00: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-03: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 CTL EXCL 20/328 4/5 Szymanski-PT-b04-CTLFireability-2024-02 604303 m, 28352 m/sec, 2508307 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1319 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-00: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-03: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 CTL EXCL 25/328 5/5 Szymanski-PT-b04-CTLFireability-2024-02 750634 m, 29266 m/sec, 3084283 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1324 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 11 (type EXCL) for Szymanski-PT-b04-CTLFireability-2024-02 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-00: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-03: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-04: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1329 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 62 (type EXCL) for 31 Szymanski-PT-b04-CTLFireability-2024-09
[[35mlola[0m][I] time limit : 378 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 62 (type EXCL) for Szymanski-PT-b04-CTLFireability-2024-09
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 54
[[35mlola[0m][I] fired transitions : 54
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 61 (type EXCL) for 16 Szymanski-PT-b04-CTLFireability-2024-04
[[35mlola[0m][I] time limit : 454 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 61 (type EXCL) for Szymanski-PT-b04-CTLFireability-2024-04
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 55
[[35mlola[0m][I] fired transitions : 57
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 56 (type EXCL) for 13 Szymanski-PT-b04-CTLFireability-2024-03
[[35mlola[0m][I] time limit : 567 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 56 (type EXCL) for Szymanski-PT-b04-CTLFireability-2024-03
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 42
[[35mlola[0m][I] fired transitions : 42
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 8 (type EXCL) for 7 Szymanski-PT-b04-CTLFireability-2024-01
[[35mlola[0m][I] time limit : 757 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-00: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-03: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-04: AGAF false state space /EFEG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-09: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 CTL EXCL 5/757 2/2000 Szymanski-PT-b04-CTLFireability-2024-01 248653 m, 49730 m/sec, 778206 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1334 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-00: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-03: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-04: AGAF false state space /EFEG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-09: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 CTL EXCL 10/757 4/2000 Szymanski-PT-b04-CTLFireability-2024-01 517958 m, 53861 m/sec, 1576720 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1339 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-00: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-03: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-04: AGAF false state space /EFEG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-09: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 CTL EXCL 15/757 5/2000 Szymanski-PT-b04-CTLFireability-2024-01 773981 m, 51204 m/sec, 2383026 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1344 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-00: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-03: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-04: AGAF false state space /EFEG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-09: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 CTL EXCL 20/757 7/2000 Szymanski-PT-b04-CTLFireability-2024-01 1030928 m, 51389 m/sec, 3150692 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1349 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-00: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-03: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-04: AGAF false state space /EFEG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-09: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 CTL EXCL 25/757 8/2000 Szymanski-PT-b04-CTLFireability-2024-01 1298439 m, 53502 m/sec, 3865536 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1354 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-00: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-03: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-04: AGAF false state space /EFEG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-09: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 CTL EXCL 30/757 10/2000 Szymanski-PT-b04-CTLFireability-2024-01 1577289 m, 55770 m/sec, 4526876 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1359 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-00: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-03: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-04: AGAF false state space /EFEG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-09: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 CTL EXCL 35/757 11/2000 Szymanski-PT-b04-CTLFireability-2024-01 1827526 m, 50047 m/sec, 5307071 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1364 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-00: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-03: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-04: AGAF false state space /EFEG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-09: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 CTL EXCL 40/757 13/2000 Szymanski-PT-b04-CTLFireability-2024-01 2060463 m, 46587 m/sec, 6202677 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1369 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-00: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-03: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-04: AGAF false state space /EFEG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-09: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 CTL EXCL 45/757 14/2000 Szymanski-PT-b04-CTLFireability-2024-01 2331739 m, 54255 m/sec, 6862855 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1374 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-00: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-03: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-04: AGAF false state space /EFEG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-09: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 CTL EXCL 50/757 16/2000 Szymanski-PT-b04-CTLFireability-2024-01 2610185 m, 55689 m/sec, 7504090 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1379 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-00: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-03: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-04: AGAF false state space /EFEG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-09: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 CTL EXCL 55/757 17/2000 Szymanski-PT-b04-CTLFireability-2024-01 2848174 m, 47597 m/sec, 8293279 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1384 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-00: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-03: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-04: AGAF false state space /EFEG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-09: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 CTL EXCL 60/757 19/2000 Szymanski-PT-b04-CTLFireability-2024-01 3103735 m, 51112 m/sec, 9016651 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1389 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-00: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-03: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-04: AGAF false state space /EFEG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-09: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 CTL EXCL 65/757 20/2000 Szymanski-PT-b04-CTLFireability-2024-01 3372153 m, 53683 m/sec, 9676297 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1394 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-00: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-03: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-04: AGAF false state space /EFEG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-09: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 CTL EXCL 70/757 22/2000 Szymanski-PT-b04-CTLFireability-2024-01 3636619 m, 52893 m/sec, 10400532 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1399 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-00: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-03: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-04: AGAF false state space /EFEG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-09: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 CTL EXCL 75/757 23/2000 Szymanski-PT-b04-CTLFireability-2024-01 3888653 m, 50406 m/sec, 11084970 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1404 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-00: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-03: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-04: AGAF false state space /EFEG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-09: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 CTL EXCL 80/757 25/2000 Szymanski-PT-b04-CTLFireability-2024-01 4147772 m, 51823 m/sec, 11718982 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1409 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-00: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-03: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-04: AGAF false state space /EFEG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-09: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 CTL EXCL 85/757 26/2000 Szymanski-PT-b04-CTLFireability-2024-01 4402244 m, 50894 m/sec, 12381755 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1414 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-00: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-03: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-04: AGAF false state space /EFEG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-09: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 CTL EXCL 90/757 28/2000 Szymanski-PT-b04-CTLFireability-2024-01 4667998 m, 53150 m/sec, 12999653 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1419 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-00: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-03: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-04: AGAF false state space /EFEG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-09: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 CTL EXCL 95/757 29/2000 Szymanski-PT-b04-CTLFireability-2024-01 4921630 m, 50726 m/sec, 13688989 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1424 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-00: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-03: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-04: AGAF false state space /EFEG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-09: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 CTL EXCL 100/757 30/2000 Szymanski-PT-b04-CTLFireability-2024-01 5171076 m, 49889 m/sec, 14411242 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1429 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-00: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-03: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-04: AGAF false state space /EFEG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-09: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 CTL EXCL 105/757 32/2000 Szymanski-PT-b04-CTLFireability-2024-01 5433526 m, 52490 m/sec, 15084806 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1434 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-00: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-03: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-04: AGAF false state space /EFEG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-09: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 CTL EXCL 110/757 33/2000 Szymanski-PT-b04-CTLFireability-2024-01 5694391 m, 52173 m/sec, 15742281 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1439 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-00: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-03: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-04: AGAF false state space /EFEG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-09: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 CTL EXCL 115/757 35/2000 Szymanski-PT-b04-CTLFireability-2024-01 5932327 m, 47587 m/sec, 16514992 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1444 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-00: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-03: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-04: AGAF false state space /EFEG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-09: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 CTL EXCL 120/757 36/2000 Szymanski-PT-b04-CTLFireability-2024-01 6185215 m, 50577 m/sec, 17240909 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1449 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-00: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-03: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-04: AGAF false state space /EFEG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-09: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 CTL EXCL 125/757 38/2000 Szymanski-PT-b04-CTLFireability-2024-01 6450629 m, 53082 m/sec, 17863991 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1454 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-00: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-03: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-04: AGAF false state space /EFEG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-09: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 CTL EXCL 130/757 39/2000 Szymanski-PT-b04-CTLFireability-2024-01 6705936 m, 51061 m/sec, 18536449 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1459 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-00: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-03: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-04: AGAF false state space /EFEG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-09: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 CTL EXCL 135/757 41/2000 Szymanski-PT-b04-CTLFireability-2024-01 6970457 m, 52904 m/sec, 19157864 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1464 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-00: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-03: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-04: AGAF false state space /EFEG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-09: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 CTL EXCL 140/757 42/2000 Szymanski-PT-b04-CTLFireability-2024-01 7229549 m, 51818 m/sec, 19804224 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1469 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-00: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-03: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-04: AGAF false state space /EFEG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-09: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 CTL EXCL 145/757 43/2000 Szymanski-PT-b04-CTLFireability-2024-01 7453777 m, 44845 m/sec, 20695081 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1474 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-00: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-03: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-04: AGAF false state space /EFEG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-09: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 CTL EXCL 150/757 44/2000 Szymanski-PT-b04-CTLFireability-2024-01 7672310 m, 43706 m/sec, 21622654 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1479 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-00: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-03: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-04: AGAF false state space /EFEG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-09: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 CTL EXCL 155/757 46/2000 Szymanski-PT-b04-CTLFireability-2024-01 7923692 m, 50276 m/sec, 22300281 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1484 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-00: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-03: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-04: AGAF false state space /EFEG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-09: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 CTL EXCL 160/757 47/2000 Szymanski-PT-b04-CTLFireability-2024-01 8185215 m, 52304 m/sec, 22936407 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1489 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-00: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-03: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-04: AGAF false state space /EFEG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-09: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 CTL EXCL 165/757 49/2000 Szymanski-PT-b04-CTLFireability-2024-01 8418261 m, 46609 m/sec, 23711386 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1494 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-00: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-03: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-04: AGAF false state space /EFEG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-09: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 CTL EXCL 170/757 50/2000 Szymanski-PT-b04-CTLFireability-2024-01 8661472 m, 48642 m/sec, 24449263 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1499 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-00: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-03: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-04: AGAF false state space /EFEG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-09: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 CTL EXCL 175/757 51/2000 Szymanski-PT-b04-CTLFireability-2024-01 8911722 m, 50050 m/sec, 25160736 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1504 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-00: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-03: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-04: AGAF false state space /EFEG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-09: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 CTL EXCL 180/757 53/2000 Szymanski-PT-b04-CTLFireability-2024-01 9172882 m, 52232 m/sec, 25797187 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1509 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-00: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-03: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-04: AGAF false state space /EFEG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-09: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 CTL EXCL 185/757 54/2000 Szymanski-PT-b04-CTLFireability-2024-01 9432487 m, 51921 m/sec, 26430771 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1514 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-00: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-03: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-04: AGAF false state space /EFEG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-09: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 CTL EXCL 190/757 56/2000 Szymanski-PT-b04-CTLFireability-2024-01 9688781 m, 51258 m/sec, 27078837 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1519 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-00: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-03: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-04: AGAF false state space /EFEG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-09: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 CTL EXCL 195/757 57/2000 Szymanski-PT-b04-CTLFireability-2024-01 9948391 m, 51922 m/sec, 27703982 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1524 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-00: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-03: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-04: AGAF false state space /EFEG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-09: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 CTL EXCL 200/757 59/2000 Szymanski-PT-b04-CTLFireability-2024-01 10206353 m, 51592 m/sec, 28339660 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1529 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-00: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-03: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-04: AGAF false state space /EFEG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-09: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 CTL EXCL 205/757 60/2000 Szymanski-PT-b04-CTLFireability-2024-01 10465898 m, 51909 m/sec, 28964604 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1534 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-00: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-03: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-04: AGAF false state space /EFEG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-09: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 CTL EXCL 210/757 61/2000 Szymanski-PT-b04-CTLFireability-2024-01 10724029 m, 51626 m/sec, 29596042 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1539 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-00: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-03: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-04: AGAF false state space /EFEG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-09: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 CTL EXCL 215/757 63/2000 Szymanski-PT-b04-CTLFireability-2024-01 10983500 m, 51894 m/sec, 30222437 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1544 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-00: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-03: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-04: AGAF false state space /EFEG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-09: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 CTL EXCL 220/757 64/2000 Szymanski-PT-b04-CTLFireability-2024-01 11233567 m, 50013 m/sec, 30887751 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1549 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-00: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-03: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-04: AGAF false state space /EFEG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-09: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 CTL EXCL 225/757 66/2000 Szymanski-PT-b04-CTLFireability-2024-01 11488591 m, 51004 m/sec, 31532872 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1554 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-00: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-03: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-04: AGAF false state space /EFEG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-09: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 CTL EXCL 230/757 67/2000 Szymanski-PT-b04-CTLFireability-2024-01 11743962 m, 51074 m/sec, 32174150 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1559 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-00: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-03: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-04: AGAF false state space /EFEG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-09: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 CTL EXCL 235/757 69/2000 Szymanski-PT-b04-CTLFireability-2024-01 12000596 m, 51326 m/sec, 32803249 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1564 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-00: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-03: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-04: AGAF false state space /EFEG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-09: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 CTL EXCL 240/757 70/2000 Szymanski-PT-b04-CTLFireability-2024-01 12256322 m, 51145 m/sec, 33437899 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1569 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-00: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-03: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-04: AGAF false state space /EFEG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-09: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 CTL EXCL 245/757 71/2000 Szymanski-PT-b04-CTLFireability-2024-01 12488172 m, 46370 m/sec, 34183105 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1574 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-00: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-03: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-04: AGAF false state space /EFEG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-09: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 CTL EXCL 250/757 73/2000 Szymanski-PT-b04-CTLFireability-2024-01 12744121 m, 51189 m/sec, 34814620 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1579 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-00: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-03: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-04: AGAF false state space /EFEG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-09: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 CTL EXCL 255/757 74/2000 Szymanski-PT-b04-CTLFireability-2024-01 12998311 m, 50838 m/sec, 35447390 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1584 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-00: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-03: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-04: AGAF false state space /EFEG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-09: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 CTL EXCL 260/757 75/2000 Szymanski-PT-b04-CTLFireability-2024-01 13253014 m, 50940 m/sec, 36082071 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1589 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-00: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-03: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-04: AGAF false state space /EFEG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-09: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 CTL EXCL 265/757 77/2000 Szymanski-PT-b04-CTLFireability-2024-01 13507738 m, 50944 m/sec, 36727810 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1594 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-00: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-03: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-04: AGAF false state space /EFEG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-09: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 CTL EXCL 270/757 78/2000 Szymanski-PT-b04-CTLFireability-2024-01 13755942 m, 49640 m/sec, 37391171 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1599 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-00: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-03: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-04: AGAF false state space /EFEG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-09: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 CTL EXCL 275/757 80/2000 Szymanski-PT-b04-CTLFireability-2024-01 14010816 m, 50974 m/sec, 38021559 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1604 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-00: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-03: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-04: AGAF false state space /EFEG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-09: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 CTL EXCL 280/757 81/2000 Szymanski-PT-b04-CTLFireability-2024-01 14260657 m, 49968 m/sec, 38672895 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1609 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-00: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-03: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-04: AGAF false state space /EFEG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-09: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 CTL EXCL 285/757 82/2000 Szymanski-PT-b04-CTLFireability-2024-01 14512136 m, 50295 m/sec, 39322206 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1614 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-00: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-03: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-04: AGAF false state space /EFEG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-09: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 CTL EXCL 290/757 84/2000 Szymanski-PT-b04-CTLFireability-2024-01 14763663 m, 50305 m/sec, 39958417 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1619 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-00: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-03: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-04: AGAF false state space /EFEG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-09: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 CTL EXCL 295/757 85/2000 Szymanski-PT-b04-CTLFireability-2024-01 14983716 m, 44010 m/sec, 40776404 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1624 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-00: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-03: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-04: AGAF false state space /EFEG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-09: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 CTL EXCL 300/757 86/2000 Szymanski-PT-b04-CTLFireability-2024-01 15236729 m, 50602 m/sec, 41409395 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1629 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-00: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-03: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-04: AGAF false state space /EFEG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-09: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 CTL EXCL 305/757 88/2000 Szymanski-PT-b04-CTLFireability-2024-01 15486665 m, 49987 m/sec, 42059175 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1634 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-00: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-03: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-04: AGAF false state space /EFEG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-09: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 CTL EXCL 310/757 89/2000 Szymanski-PT-b04-CTLFireability-2024-01 15737236 m, 50114 m/sec, 42704289 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1639 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-00: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-03: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-04: AGAF false state space /EFEG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-09: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 CTL EXCL 315/757 91/2000 Szymanski-PT-b04-CTLFireability-2024-01 15979950 m, 48542 m/sec, 43395245 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1644 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-00: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-03: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-04: AGAF false state space /EFEG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-09: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 CTL EXCL 320/757 92/2000 Szymanski-PT-b04-CTLFireability-2024-01 16224250 m, 48860 m/sec, 44071114 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1649 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-00: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-03: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-04: AGAF false state space /EFEG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-09: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 CTL EXCL 325/757 93/2000 Szymanski-PT-b04-CTLFireability-2024-01 16472520 m, 49654 m/sec, 44721358 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1654 secs. Pages in use: 93
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-00: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-03: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-04: AGAF false state space /EFEG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-09: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 CTL EXCL 330/757 95/2000 Szymanski-PT-b04-CTLFireability-2024-01 16720219 m, 49539 m/sec, 45373861 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1659 secs. Pages in use: 95
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-00: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-03: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-04: AGAF false state space /EFEG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-09: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 CTL EXCL 335/757 96/2000 Szymanski-PT-b04-CTLFireability-2024-01 16969760 m, 49908 m/sec, 46021222 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1664 secs. Pages in use: 96
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-00: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-03: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-04: AGAF false state space /EFEG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-09: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 CTL EXCL 340/757 97/2000 Szymanski-PT-b04-CTLFireability-2024-01 17215514 m, 49150 m/sec, 46689332 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1669 secs. Pages in use: 97
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-00: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-03: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-04: AGAF false state space /EFEG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-09: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 CTL EXCL 345/757 99/2000 Szymanski-PT-b04-CTLFireability-2024-01 17465225 m, 49942 m/sec, 47374306 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1674 secs. Pages in use: 99
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-00: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-03: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-04: AGAF false state space /EFEG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-09: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 CTL EXCL 350/757 100/2000 Szymanski-PT-b04-CTLFireability-2024-01 17714689 m, 49892 m/sec, 48015996 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1679 secs. Pages in use: 100
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-00: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-03: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-04: AGAF false state space /EFEG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-09: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 CTL EXCL 355/757 102/2000 Szymanski-PT-b04-CTLFireability-2024-01 17964482 m, 49958 m/sec, 48656225 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1684 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-00: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-03: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-04: AGAF false state space /EFEG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-09: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 CTL EXCL 360/757 103/2000 Szymanski-PT-b04-CTLFireability-2024-01 18214764 m, 50056 m/sec, 49294479 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1689 secs. Pages in use: 103
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-00: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-03: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-04: AGAF false state space /EFEG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-09: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 CTL EXCL 365/757 104/2000 Szymanski-PT-b04-CTLFireability-2024-01 18463920 m, 49831 m/sec, 49936579 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1694 secs. Pages in use: 104
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-00: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-03: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-04: AGAF false state space /EFEG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-09: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 CTL EXCL 370/757 106/2000 Szymanski-PT-b04-CTLFireability-2024-01 18707373 m, 48690 m/sec, 50619516 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1699 secs. Pages in use: 106
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-00: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-03: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-04: AGAF false state space /EFEG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-09: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 CTL EXCL 375/757 107/2000 Szymanski-PT-b04-CTLFireability-2024-01 18947069 m, 47939 m/sec, 51300266 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1704 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-00: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-03: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-04: AGAF false state space /EFEG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-09: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 CTL EXCL 380/757 108/2000 Szymanski-PT-b04-CTLFireability-2024-01 19195448 m, 49675 m/sec, 51948220 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1709 secs. Pages in use: 108
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-00: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-03: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-04: AGAF false state space /EFEG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-09: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 CTL EXCL 385/757 110/2000 Szymanski-PT-b04-CTLFireability-2024-01 19435733 m, 48057 m/sec, 52633151 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1714 secs. Pages in use: 110
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-00: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-03: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-04: AGAF false state space /EFEG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-09: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 CTL EXCL 390/757 111/2000 Szymanski-PT-b04-CTLFireability-2024-01 19661519 m, 45157 m/sec, 53403046 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1719 secs. Pages in use: 111
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-00: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-03: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-04: AGAF false state space /EFEG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-09: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 CTL EXCL 395/757 112/2000 Szymanski-PT-b04-CTLFireability-2024-01 19909080 m, 49512 m/sec, 54046430 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1724 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-00: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-03: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-04: AGAF false state space /EFEG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-09: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 CTL EXCL 400/757 114/2000 Szymanski-PT-b04-CTLFireability-2024-01 20156306 m, 49445 m/sec, 54692204 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1729 secs. Pages in use: 114
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-00: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-03: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-04: AGAF false state space /EFEG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-09: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 CTL EXCL 405/757 115/2000 Szymanski-PT-b04-CTLFireability-2024-01 20403083 m, 49355 m/sec, 55337782 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1734 secs. Pages in use: 115
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-00: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-03: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-04: AGAF false state space /EFEG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-09: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 CTL EXCL 410/757 116/2000 Szymanski-PT-b04-CTLFireability-2024-01 20649456 m, 49274 m/sec, 55988306 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1739 secs. Pages in use: 116
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-00: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-03: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-04: AGAF false state space /EFEG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-09: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 CTL EXCL 415/757 118/2000 Szymanski-PT-b04-CTLFireability-2024-01 20894364 m, 48981 m/sec, 56629452 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1744 secs. Pages in use: 118
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-00: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-03: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-04: AGAF false state space /EFEG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-09: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 CTL EXCL 420/757 119/2000 Szymanski-PT-b04-CTLFireability-2024-01 21140938 m, 49314 m/sec, 57270534 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1749 secs. Pages in use: 119
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-00: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-03: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-04: AGAF false state space /EFEG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-09: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 CTL EXCL 425/757 120/2000 Szymanski-PT-b04-CTLFireability-2024-01 21387986 m, 49409 m/sec, 57913427 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1754 secs. Pages in use: 120
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-00: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-03: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-04: AGAF false state space /EFEG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-09: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 CTL EXCL 430/757 122/2000 Szymanski-PT-b04-CTLFireability-2024-01 21631494 m, 48701 m/sec, 58555369 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1759 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-00: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-03: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-04: AGAF false state space /EFEG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-09: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 CTL EXCL 435/757 123/2000 Szymanski-PT-b04-CTLFireability-2024-01 21873572 m, 48415 m/sec, 59193163 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1764 secs. Pages in use: 123
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-00: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-03: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-04: AGAF false state space /EFEG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-09: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 CTL EXCL 440/757 124/2000 Szymanski-PT-b04-CTLFireability-2024-01 22111247 m, 47535 m/sec, 59862594 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1769 secs. Pages in use: 124
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-00: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-03: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-04: AGAF false state space /EFEG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-09: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 CTL EXCL 445/757 126/2000 Szymanski-PT-b04-CTLFireability-2024-01 22353873 m, 48525 m/sec, 60499563 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1774 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-00: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-03: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-04: AGAF false state space /EFEG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-09: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 CTL EXCL 450/757 127/2000 Szymanski-PT-b04-CTLFireability-2024-01 22595654 m, 48356 m/sec, 61229516 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1779 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-00: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-03: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-04: AGAF false state space /EFEG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-09: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 CTL EXCL 455/757 128/2000 Szymanski-PT-b04-CTLFireability-2024-01 22839402 m, 48749 m/sec, 61869206 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1784 secs. Pages in use: 128
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-00: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-03: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-04: AGAF false state space /EFEG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-09: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 CTL EXCL 460/757 130/2000 Szymanski-PT-b04-CTLFireability-2024-01 23082351 m, 48589 m/sec, 62507127 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1789 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-00: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-03: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-04: AGAF false state space /EFEG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-09: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 CTL EXCL 465/757 131/2000 Szymanski-PT-b04-CTLFireability-2024-01 23322461 m, 48022 m/sec, 63140563 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1794 secs. Pages in use: 131
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-00: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-03: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-04: AGAF false state space /EFEG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-09: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 CTL EXCL 470/757 132/2000 Szymanski-PT-b04-CTLFireability-2024-01 23561393 m, 47786 m/sec, 63771936 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1799 secs. Pages in use: 132
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-00: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-03: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-04: AGAF false state space /EFEG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-09: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 CTL EXCL 475/757 133/2000 Szymanski-PT-b04-CTLFireability-2024-01 23802463 m, 48214 m/sec, 64425633 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1804 secs. Pages in use: 133
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-00: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-03: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-04: AGAF false state space /EFEG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-09: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 CTL EXCL 480/757 135/2000 Szymanski-PT-b04-CTLFireability-2024-01 24044519 m, 48411 m/sec, 65071431 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1809 secs. Pages in use: 135
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-00: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-03: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-04: AGAF false state space /EFEG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-09: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 CTL EXCL 485/757 136/2000 Szymanski-PT-b04-CTLFireability-2024-01 24284159 m, 47928 m/sec, 65725319 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1814 secs. Pages in use: 136
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-00: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-03: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-04: AGAF false state space /EFEG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-09: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 CTL EXCL 490/757 137/2000 Szymanski-PT-b04-CTLFireability-2024-01 24525014 m, 48171 m/sec, 66370151 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1819 secs. Pages in use: 137
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-00: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-03: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-04: AGAF false state space /EFEG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-09: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 CTL EXCL 495/757 139/2000 Szymanski-PT-b04-CTLFireability-2024-01 24766827 m, 48362 m/sec, 67009361 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1824 secs. Pages in use: 139
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-00: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-03: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-04: AGAF false state space /EFEG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-09: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 CTL EXCL 500/757 140/2000 Szymanski-PT-b04-CTLFireability-2024-01 25009093 m, 48453 m/sec, 67651009 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1829 secs. Pages in use: 140
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-00: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-03: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-04: AGAF false state space /EFEG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-09: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 CTL EXCL 505/757 141/2000 Szymanski-PT-b04-CTLFireability-2024-01 25251116 m, 48404 m/sec, 68294786 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1834 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-00: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-03: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-04: AGAF false state space /EFEG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-09: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 CTL EXCL 510/757 143/2000 Szymanski-PT-b04-CTLFireability-2024-01 25490355 m, 47847 m/sec, 68943038 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1839 secs. Pages in use: 143
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-00: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-03: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-04: AGAF false state space /EFEG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-09: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 CTL EXCL 515/757 144/2000 Szymanski-PT-b04-CTLFireability-2024-01 25716944 m, 45317 m/sec, 69673263 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1844 secs. Pages in use: 144
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-00: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-03: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-04: AGAF false state space /EFEG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-09: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 CTL EXCL 520/757 145/2000 Szymanski-PT-b04-CTLFireability-2024-01 25951061 m, 46823 m/sec, 70366954 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1849 secs. Pages in use: 145
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-00: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-03: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-04: AGAF false state space /EFEG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-09: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 CTL EXCL 525/757 146/2000 Szymanski-PT-b04-CTLFireability-2024-01 26191444 m, 48076 m/sec, 71023515 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1854 secs. Pages in use: 146
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-00: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-03: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-04: AGAF false state space /EFEG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-09: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 CTL EXCL 530/757 148/2000 Szymanski-PT-b04-CTLFireability-2024-01 26430052 m, 47721 m/sec, 71673857 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1859 secs. Pages in use: 148
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-00: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-03: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-04: AGAF false state space /EFEG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-09: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 CTL EXCL 535/757 149/2000 Szymanski-PT-b04-CTLFireability-2024-01 26637263 m, 41442 m/sec, 72601704 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1864 secs. Pages in use: 149
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-00: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-03: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-04: AGAF false state space /EFEG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-09: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 CTL EXCL 540/757 150/2000 Szymanski-PT-b04-CTLFireability-2024-01 26864132 m, 45373 m/sec, 73349486 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1869 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-00: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-03: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-04: AGAF false state space /EFEG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-09: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 CTL EXCL 545/757 151/2000 Szymanski-PT-b04-CTLFireability-2024-01 27099143 m, 47002 m/sec, 74042990 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1874 secs. Pages in use: 151
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-00: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-03: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-04: AGAF false state space /EFEG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-09: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 CTL EXCL 550/757 153/2000 Szymanski-PT-b04-CTLFireability-2024-01 27336390 m, 47449 m/sec, 74719208 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1879 secs. Pages in use: 153
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-00: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-03: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-04: AGAF false state space /EFEG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-09: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 CTL EXCL 555/757 154/2000 Szymanski-PT-b04-CTLFireability-2024-01 27570942 m, 46910 m/sec, 75410757 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1884 secs. Pages in use: 154
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-00: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-03: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-04: AGAF false state space /EFEG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-09: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 CTL EXCL 560/757 155/2000 Szymanski-PT-b04-CTLFireability-2024-01 27810239 m, 47859 m/sec, 76057761 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1889 secs. Pages in use: 155
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-00: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-03: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-04: AGAF false state space /EFEG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-09: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 CTL EXCL 565/757 156/2000 Szymanski-PT-b04-CTLFireability-2024-01 28048554 m, 47663 m/sec, 76711745 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1894 secs. Pages in use: 156
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-00: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-03: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-04: AGAF false state space /EFEG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-09: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 CTL EXCL 570/757 158/2000 Szymanski-PT-b04-CTLFireability-2024-01 28285482 m, 47385 m/sec, 77355397 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1899 secs. Pages in use: 158
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-00: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-03: EG true state space / EG[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-04: AGAF false state space /EFEG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-09: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-b04-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-b04-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-12: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-b04-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 CTL EXCL 575/757 159/2000 Szymanski-PT-b04-CTLFireability-2024-01 28523844 m, 47672 m/sec, 78002621 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1904 secs. Pages in use: 159
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
========== file over 1MB has been truncated ======
retrieve it from the run archives if needed
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="Szymanski-PT-b04"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is Szymanski-PT-b04, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r401-tall-171690535300866"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/Szymanski-PT-b04.tgz
mv Szymanski-PT-b04 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;