About the Execution of LoLA for Szymanski-PT-a12
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 0.000 | 1092790.00 | 0.00 | 0.00 | [undef] | Cannot compute |
Execution Chart
Sorry, for this execution, no execution chart could be reported.
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r401-tall-171690535300852.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is Szymanski-PT-a12, examination is LTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r401-tall-171690535300852
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 568K
-rw-r--r-- 1 mcc users 6.6K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 74K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.9K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 57K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 3.2K Apr 23 08:01 LTLCardinality.txt
-rw-r--r-- 1 mcc users 22K Apr 23 08:01 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.0K May 19 07:36 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K May 19 19:27 LTLFireability.xml
-rw-r--r-- 1 mcc users 12K Apr 11 15:01 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 129K Apr 11 15:01 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 9.3K Apr 11 15:01 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 83K Apr 11 15:01 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Apr 23 08:01 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K Apr 23 08:01 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:43 equiv_col
-rw-r--r-- 1 mcc users 4 May 18 16:43 instance
-rw-r--r-- 1 mcc users 6 May 18 16:43 iscolored
-rw-r--r-- 1 mcc users 101K May 18 16:43 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME Szymanski-PT-a12-LTLFireability-00
FORMULA_NAME Szymanski-PT-a12-LTLFireability-01
FORMULA_NAME Szymanski-PT-a12-LTLFireability-02
FORMULA_NAME Szymanski-PT-a12-LTLFireability-03
FORMULA_NAME Szymanski-PT-a12-LTLFireability-04
FORMULA_NAME Szymanski-PT-a12-LTLFireability-05
FORMULA_NAME Szymanski-PT-a12-LTLFireability-06
FORMULA_NAME Szymanski-PT-a12-LTLFireability-07
FORMULA_NAME Szymanski-PT-a12-LTLFireability-08
FORMULA_NAME Szymanski-PT-a12-LTLFireability-09
FORMULA_NAME Szymanski-PT-a12-LTLFireability-10
FORMULA_NAME Szymanski-PT-a12-LTLFireability-11
FORMULA_NAME Szymanski-PT-a12-LTLFireability-12
FORMULA_NAME Szymanski-PT-a12-LTLFireability-13
FORMULA_NAME Szymanski-PT-a12-LTLFireability-14
FORMULA_NAME Szymanski-PT-a12-LTLFireability-15
=== Now, execution of the tool begins
BK_START 1717182325106
BK_STOP 1717183417896
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLFireability.xml[0m
[[35mlola[0m][I] Rule S: 8 transitions removed,12 places removed
[[35mlola[0m][I] LAUNCH task # 1 (type EXCL) for 0 Szymanski-PT-a12-LTLFireability-00
[[35mlola[0m][I] time limit : 189 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 64 (type EQUN) for 40 Szymanski-PT-a12-LTLFireability-12
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 64 (type EQUN) for Szymanski-PT-a12-LTLFireability-12
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-15: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 5/189 4/2000 Szymanski-PT-a12-LTLFireability-00 483959 m, 96791 m/sec, 1302460 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 5 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-15: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 10/189 7/2000 Szymanski-PT-a12-LTLFireability-00 957178 m, 94643 m/sec, 2708455 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 10 secs. Pages in use: 7
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-15: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 15/189 10/2000 Szymanski-PT-a12-LTLFireability-00 1402933 m, 89151 m/sec, 4160961 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 15 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-15: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 20/189 12/2000 Szymanski-PT-a12-LTLFireability-00 1835074 m, 86428 m/sec, 5649479 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 20 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-15: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 25/189 15/2000 Szymanski-PT-a12-LTLFireability-00 2248113 m, 82607 m/sec, 7131402 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 25 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-15: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 30/189 18/2000 Szymanski-PT-a12-LTLFireability-00 2654970 m, 81371 m/sec, 8638980 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 30 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-15: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 35/189 20/2000 Szymanski-PT-a12-LTLFireability-00 3061033 m, 81212 m/sec, 10161173 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 35 secs. Pages in use: 20
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-15: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 40/189 23/2000 Szymanski-PT-a12-LTLFireability-00 3453328 m, 78459 m/sec, 11653956 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 40 secs. Pages in use: 23
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-15: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 45/189 25/2000 Szymanski-PT-a12-LTLFireability-00 3833470 m, 76028 m/sec, 13123151 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 45 secs. Pages in use: 25
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-15: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 50/189 28/2000 Szymanski-PT-a12-LTLFireability-00 4220975 m, 77501 m/sec, 14575123 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 50 secs. Pages in use: 28
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-15: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 55/189 30/2000 Szymanski-PT-a12-LTLFireability-00 4621479 m, 80100 m/sec, 16014480 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 55 secs. Pages in use: 30
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-15: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 60/189 33/2000 Szymanski-PT-a12-LTLFireability-00 5024509 m, 80606 m/sec, 17431842 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 60 secs. Pages in use: 33
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-15: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 65/189 36/2000 Szymanski-PT-a12-LTLFireability-00 5428388 m, 80775 m/sec, 18856931 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 65 secs. Pages in use: 36
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-15: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 70/189 38/2000 Szymanski-PT-a12-LTLFireability-00 5831563 m, 80635 m/sec, 20276898 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 70 secs. Pages in use: 38
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-15: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 75/189 41/2000 Szymanski-PT-a12-LTLFireability-00 6236894 m, 81066 m/sec, 21696522 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 75 secs. Pages in use: 41
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-15: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 80/189 44/2000 Szymanski-PT-a12-LTLFireability-00 6640166 m, 80654 m/sec, 23109957 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 80 secs. Pages in use: 44
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-15: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 85/189 46/2000 Szymanski-PT-a12-LTLFireability-00 7044987 m, 80964 m/sec, 24548464 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 85 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-15: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 90/189 49/2000 Szymanski-PT-a12-LTLFireability-00 7452195 m, 81441 m/sec, 25965740 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 90 secs. Pages in use: 49
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-15: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 95/189 51/2000 Szymanski-PT-a12-LTLFireability-00 7853100 m, 80181 m/sec, 27371930 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 95 secs. Pages in use: 51
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-15: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 100/189 54/2000 Szymanski-PT-a12-LTLFireability-00 8254609 m, 80301 m/sec, 28759095 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 100 secs. Pages in use: 54
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-15: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 105/189 57/2000 Szymanski-PT-a12-LTLFireability-00 8655582 m, 80194 m/sec, 30141352 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 105 secs. Pages in use: 57
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-15: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 110/189 59/2000 Szymanski-PT-a12-LTLFireability-00 9038108 m, 76505 m/sec, 31439815 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 110 secs. Pages in use: 59
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-15: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 115/189 62/2000 Szymanski-PT-a12-LTLFireability-00 9428891 m, 78156 m/sec, 32753432 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 115 secs. Pages in use: 62
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-15: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 120/189 64/2000 Szymanski-PT-a12-LTLFireability-00 9813371 m, 76896 m/sec, 34046746 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 120 secs. Pages in use: 64
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-15: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 125/189 67/2000 Szymanski-PT-a12-LTLFireability-00 10204987 m, 78323 m/sec, 35352062 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 125 secs. Pages in use: 67
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-15: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 130/189 69/2000 Szymanski-PT-a12-LTLFireability-00 10602265 m, 79455 m/sec, 36672196 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 130 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-15: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 135/189 72/2000 Szymanski-PT-a12-LTLFireability-00 11004960 m, 80539 m/sec, 38011276 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 135 secs. Pages in use: 72
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-15: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 140/189 75/2000 Szymanski-PT-a12-LTLFireability-00 11411022 m, 81212 m/sec, 39351718 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 140 secs. Pages in use: 75
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-15: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 145/189 77/2000 Szymanski-PT-a12-LTLFireability-00 11814860 m, 80767 m/sec, 40709971 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 145 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-15: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 150/189 80/2000 Szymanski-PT-a12-LTLFireability-00 12217416 m, 80511 m/sec, 42082850 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 150 secs. Pages in use: 80
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-15: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 155/189 82/2000 Szymanski-PT-a12-LTLFireability-00 12620516 m, 80620 m/sec, 43462951 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 155 secs. Pages in use: 82
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-15: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 160/189 85/2000 Szymanski-PT-a12-LTLFireability-00 13017435 m, 79383 m/sec, 44863768 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 160 secs. Pages in use: 85
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-15: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 165/189 87/2000 Szymanski-PT-a12-LTLFireability-00 13408740 m, 78261 m/sec, 46265355 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 165 secs. Pages in use: 87
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-15: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 170/189 90/2000 Szymanski-PT-a12-LTLFireability-00 13803720 m, 78996 m/sec, 47674141 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 170 secs. Pages in use: 90
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-15: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 175/189 93/2000 Szymanski-PT-a12-LTLFireability-00 14198340 m, 78924 m/sec, 49096116 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 175 secs. Pages in use: 93
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-15: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 180/189 95/2000 Szymanski-PT-a12-LTLFireability-00 14598810 m, 80094 m/sec, 50511341 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 180 secs. Pages in use: 95
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-15: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 185/189 98/2000 Szymanski-PT-a12-LTLFireability-00 14995177 m, 79273 m/sec, 51942756 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 185 secs. Pages in use: 98
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 1 (type EXCL) for Szymanski-PT-a12-LTLFireability-00 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-00: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-15: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 190 secs. Pages in use: 100
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 58 (type EXCL) for 49 Szymanski-PT-a12-LTLFireability-15
[[35mlola[0m][I] time limit : 189 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 1 (type EXCL) for 0 Szymanski-PT-a12-LTLFireability-00
[[35mlola[0m][I] time limit : 3410 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 58 (type EXCL) for Szymanski-PT-a12-LTLFireability-15
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 24
[[35mlola[0m][I] fired transitions : 24
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 5/213 4/5 Szymanski-PT-a12-LTLFireability-00 492238 m, -2900587 m/sec, 1325996 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 195 secs. Pages in use: 104
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 1 (type EXCL) for Szymanski-PT-a12-LTLFireability-00 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 200 secs. Pages in use: 105
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 44 (type EXCL) for 43 Szymanski-PT-a12-LTLFireability-13
[[35mlola[0m][I] time limit : 226 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 44 (type EXCL) for Szymanski-PT-a12-LTLFireability-13
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 24
[[35mlola[0m][I] fired transitions : 24
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 35 (type EXCL) for 34 Szymanski-PT-a12-LTLFireability-10
[[35mlola[0m][I] time limit : 242 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 35 (type EXCL) for Szymanski-PT-a12-LTLFireability-10
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 29 (type EXCL) for 24 Szymanski-PT-a12-LTLFireability-08
[[35mlola[0m][I] time limit : 261 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 29 (type EXCL) for Szymanski-PT-a12-LTLFireability-08
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 24
[[35mlola[0m][I] fired transitions : 24
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 22 (type EXCL) for 21 Szymanski-PT-a12-LTLFireability-07
[[35mlola[0m][I] time limit : 309 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 22 (type EXCL) for Szymanski-PT-a12-LTLFireability-07
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 330
[[35mlola[0m][I] fired transitions : 387
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 16 (type EXCL) for 15 Szymanski-PT-a12-LTLFireability-05
[[35mlola[0m][I] time limit : 340 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 5/340 9/2000 Szymanski-PT-a12-LTLFireability-05 1281729 m, 256345 m/sec, 4666218 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 205 secs. Pages in use: 109
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 10/340 16/2000 Szymanski-PT-a12-LTLFireability-05 2395149 m, 222684 m/sec, 8953243 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 210 secs. Pages in use: 116
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 15/340 23/2000 Szymanski-PT-a12-LTLFireability-05 3465083 m, 213986 m/sec, 13122654 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 215 secs. Pages in use: 123
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 20/340 30/2000 Szymanski-PT-a12-LTLFireability-05 4509969 m, 208977 m/sec, 17234436 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 220 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 25/340 36/2000 Szymanski-PT-a12-LTLFireability-05 5544567 m, 206919 m/sec, 21321910 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 225 secs. Pages in use: 136
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 30/340 43/2000 Szymanski-PT-a12-LTLFireability-05 6559294 m, 202945 m/sec, 25360962 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 230 secs. Pages in use: 143
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 35/340 50/2000 Szymanski-PT-a12-LTLFireability-05 7565301 m, 201201 m/sec, 29378033 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 235 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 40/340 56/2000 Szymanski-PT-a12-LTLFireability-05 8567529 m, 200445 m/sec, 33392138 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 240 secs. Pages in use: 156
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 45/340 62/2000 Szymanski-PT-a12-LTLFireability-05 9558880 m, 198270 m/sec, 37378853 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 245 secs. Pages in use: 162
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 50/340 69/2000 Szymanski-PT-a12-LTLFireability-05 10549469 m, 198117 m/sec, 41362206 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 250 secs. Pages in use: 169
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 55/340 75/2000 Szymanski-PT-a12-LTLFireability-05 11537712 m, 197648 m/sec, 45355418 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 255 secs. Pages in use: 175
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 60/340 82/2000 Szymanski-PT-a12-LTLFireability-05 12520599 m, 196577 m/sec, 49345037 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 260 secs. Pages in use: 182
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 65/340 88/2000 Szymanski-PT-a12-LTLFireability-05 13504757 m, 196831 m/sec, 53326970 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 265 secs. Pages in use: 188
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 70/340 94/2000 Szymanski-PT-a12-LTLFireability-05 14485935 m, 196235 m/sec, 57328503 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 270 secs. Pages in use: 194
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 75/340 101/2000 Szymanski-PT-a12-LTLFireability-05 15462093 m, 195231 m/sec, 61343550 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 275 secs. Pages in use: 201
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 80/340 107/2000 Szymanski-PT-a12-LTLFireability-05 16427179 m, 193017 m/sec, 65361492 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 280 secs. Pages in use: 207
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 85/340 113/2000 Szymanski-PT-a12-LTLFireability-05 17387613 m, 192086 m/sec, 69390425 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 285 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 90/340 119/2000 Szymanski-PT-a12-LTLFireability-05 18260643 m, 174606 m/sec, 73122574 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 290 secs. Pages in use: 219
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 95/340 125/2000 Szymanski-PT-a12-LTLFireability-05 19121151 m, 172101 m/sec, 76901054 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 295 secs. Pages in use: 225
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 100/340 130/2000 Szymanski-PT-a12-LTLFireability-05 20008093 m, 177388 m/sec, 80804195 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 300 secs. Pages in use: 230
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 105/340 136/2000 Szymanski-PT-a12-LTLFireability-05 20924364 m, 183254 m/sec, 84909931 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 305 secs. Pages in use: 236
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 110/340 142/2000 Szymanski-PT-a12-LTLFireability-05 21837185 m, 182564 m/sec, 89005467 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 310 secs. Pages in use: 242
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 115/340 148/2000 Szymanski-PT-a12-LTLFireability-05 22749143 m, 182391 m/sec, 93160573 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 315 secs. Pages in use: 248
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 120/340 154/2000 Szymanski-PT-a12-LTLFireability-05 23661451 m, 182461 m/sec, 97363916 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 320 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 125/340 160/2000 Szymanski-PT-a12-LTLFireability-05 24574149 m, 182539 m/sec, 101604502 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 325 secs. Pages in use: 260
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 130/340 166/2000 Szymanski-PT-a12-LTLFireability-05 25484903 m, 182150 m/sec, 105846635 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 330 secs. Pages in use: 266
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 135/340 172/2000 Szymanski-PT-a12-LTLFireability-05 26388052 m, 180629 m/sec, 110121983 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 335 secs. Pages in use: 272
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 140/340 178/2000 Szymanski-PT-a12-LTLFireability-05 27297313 m, 181852 m/sec, 114403319 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 340 secs. Pages in use: 278
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 145/340 183/2000 Szymanski-PT-a12-LTLFireability-05 28202951 m, 181127 m/sec, 118692289 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 345 secs. Pages in use: 283
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 150/340 189/2000 Szymanski-PT-a12-LTLFireability-05 29105170 m, 180443 m/sec, 123003788 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 350 secs. Pages in use: 289
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 155/340 195/2000 Szymanski-PT-a12-LTLFireability-05 30013486 m, 181663 m/sec, 127335538 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 355 secs. Pages in use: 295
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 160/340 201/2000 Szymanski-PT-a12-LTLFireability-05 30908326 m, 178968 m/sec, 131675498 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 360 secs. Pages in use: 301
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 165/340 207/2000 Szymanski-PT-a12-LTLFireability-05 31824869 m, 183308 m/sec, 136028464 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 365 secs. Pages in use: 307
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 170/340 213/2000 Szymanski-PT-a12-LTLFireability-05 32728947 m, 180815 m/sec, 140402799 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 370 secs. Pages in use: 313
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 175/340 219/2000 Szymanski-PT-a12-LTLFireability-05 33652103 m, 184631 m/sec, 144853743 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 375 secs. Pages in use: 319
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 180/340 225/2000 Szymanski-PT-a12-LTLFireability-05 34584284 m, 186436 m/sec, 149343679 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 380 secs. Pages in use: 325
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 185/340 231/2000 Szymanski-PT-a12-LTLFireability-05 35529170 m, 188977 m/sec, 153862759 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 385 secs. Pages in use: 331
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 190/340 237/2000 Szymanski-PT-a12-LTLFireability-05 36527057 m, 199577 m/sec, 158537388 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 390 secs. Pages in use: 337
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 195/340 241/2000 Szymanski-PT-a12-LTLFireability-05 37035214 m, 101631 m/sec, 162491973 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 395 secs. Pages in use: 341
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 200/340 244/2000 Szymanski-PT-a12-LTLFireability-05 37483880 m, 89733 m/sec, 166223161 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 400 secs. Pages in use: 344
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 205/340 246/2000 Szymanski-PT-a12-LTLFireability-05 37915670 m, 86358 m/sec, 169897630 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 405 secs. Pages in use: 346
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 210/340 249/2000 Szymanski-PT-a12-LTLFireability-05 38340422 m, 84950 m/sec, 173509716 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 410 secs. Pages in use: 349
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 215/340 252/2000 Szymanski-PT-a12-LTLFireability-05 38762107 m, 84337 m/sec, 177132901 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 415 secs. Pages in use: 352
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 220/340 255/2000 Szymanski-PT-a12-LTLFireability-05 39178774 m, 83333 m/sec, 180728522 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 420 secs. Pages in use: 355
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 225/340 257/2000 Szymanski-PT-a12-LTLFireability-05 39595610 m, 83367 m/sec, 184335515 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 425 secs. Pages in use: 357
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 230/340 260/2000 Szymanski-PT-a12-LTLFireability-05 40009798 m, 82837 m/sec, 187934680 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 430 secs. Pages in use: 360
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 235/340 263/2000 Szymanski-PT-a12-LTLFireability-05 40422183 m, 82477 m/sec, 191505963 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 435 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 240/340 265/2000 Szymanski-PT-a12-LTLFireability-05 40832298 m, 82023 m/sec, 195055988 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 440 secs. Pages in use: 365
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 245/340 268/2000 Szymanski-PT-a12-LTLFireability-05 41241416 m, 81823 m/sec, 198595414 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 445 secs. Pages in use: 368
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 250/340 271/2000 Szymanski-PT-a12-LTLFireability-05 41650771 m, 81871 m/sec, 202142953 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 450 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 255/340 273/2000 Szymanski-PT-a12-LTLFireability-05 42058754 m, 81596 m/sec, 205674361 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 455 secs. Pages in use: 373
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 260/340 276/2000 Szymanski-PT-a12-LTLFireability-05 42436307 m, 75510 m/sec, 208947952 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 460 secs. Pages in use: 376
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 265/340 278/2000 Szymanski-PT-a12-LTLFireability-05 42780445 m, 68827 m/sec, 211903931 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 465 secs. Pages in use: 378
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 270/340 280/2000 Szymanski-PT-a12-LTLFireability-05 43123105 m, 68532 m/sec, 214869324 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 470 secs. Pages in use: 380
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 275/340 282/2000 Szymanski-PT-a12-LTLFireability-05 43462545 m, 67888 m/sec, 217796483 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 475 secs. Pages in use: 382
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 280/340 285/2000 Szymanski-PT-a12-LTLFireability-05 43805618 m, 68614 m/sec, 220749663 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 480 secs. Pages in use: 385
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 285/340 287/2000 Szymanski-PT-a12-LTLFireability-05 44146994 m, 68275 m/sec, 223700500 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 485 secs. Pages in use: 387
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 290/340 289/2000 Szymanski-PT-a12-LTLFireability-05 44492429 m, 69087 m/sec, 226667603 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 490 secs. Pages in use: 389
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 295/340 291/2000 Szymanski-PT-a12-LTLFireability-05 44835253 m, 68564 m/sec, 229599637 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 495 secs. Pages in use: 391
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 300/340 293/2000 Szymanski-PT-a12-LTLFireability-05 45176226 m, 68194 m/sec, 232536817 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 500 secs. Pages in use: 393
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 305/340 296/2000 Szymanski-PT-a12-LTLFireability-05 45516132 m, 67981 m/sec, 235459288 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 505 secs. Pages in use: 396
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 310/340 298/2000 Szymanski-PT-a12-LTLFireability-05 45857304 m, 68234 m/sec, 238367507 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 510 secs. Pages in use: 398
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 315/340 300/2000 Szymanski-PT-a12-LTLFireability-05 46197687 m, 68076 m/sec, 241282914 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 515 secs. Pages in use: 400
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 320/340 302/2000 Szymanski-PT-a12-LTLFireability-05 46537349 m, 67932 m/sec, 244171982 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 520 secs. Pages in use: 402
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 325/340 304/2000 Szymanski-PT-a12-LTLFireability-05 46875206 m, 67571 m/sec, 247050002 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 525 secs. Pages in use: 404
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 330/340 307/2000 Szymanski-PT-a12-LTLFireability-05 47227270 m, 70412 m/sec, 250053421 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 530 secs. Pages in use: 407
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 335/340 309/2000 Szymanski-PT-a12-LTLFireability-05 47607917 m, 76129 m/sec, 253292728 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 535 secs. Pages in use: 409
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 340/340 312/2000 Szymanski-PT-a12-LTLFireability-05 47998675 m, 78151 m/sec, 256616918 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 540 secs. Pages in use: 412
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 16 (type EXCL) for Szymanski-PT-a12-LTLFireability-05 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-05: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 545 secs. Pages in use: 414
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 7 (type EXCL) for 6 Szymanski-PT-a12-LTLFireability-02
[[35mlola[0m][I] time limit : 339 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 16 (type EXCL) for 15 Szymanski-PT-a12-LTLFireability-05
[[35mlola[0m][I] time limit : 3055 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 7 (type EXCL) for Szymanski-PT-a12-LTLFireability-02
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 398
[[35mlola[0m][I] fired transitions : 525
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] CANCELED task # 16 (type EXCL) for Szymanski-PT-a12-LTLFireability-05 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 550 secs. Pages in use: 414
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 4 (type EXCL) for 3 Szymanski-PT-a12-LTLFireability-01
[[35mlola[0m][I] time limit : 381 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 4 (type EXCL) for Szymanski-PT-a12-LTLFireability-01
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 3
[[35mlola[0m][I] fired transitions : 2
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 61 (type EXCL) for 40 Szymanski-PT-a12-LTLFireability-12
[[35mlola[0m][I] time limit : 435 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 61 (type EXCL) for Szymanski-PT-a12-LTLFireability-12
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 31
[[35mlola[0m][I] fired transitions : 31
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 38 (type EXCL) for 37 Szymanski-PT-a12-LTLFireability-11
[[35mlola[0m][I] time limit : 508 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-12: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 5/508 4/2000 Szymanski-PT-a12-LTLFireability-11 510317 m, 102063 m/sec, 1392140 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 555 secs. Pages in use: 414
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-12: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 10/508 7/2000 Szymanski-PT-a12-LTLFireability-11 998248 m, 97586 m/sec, 2855388 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 560 secs. Pages in use: 414
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-12: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 15/508 10/2000 Szymanski-PT-a12-LTLFireability-11 1459968 m, 92344 m/sec, 4384850 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 565 secs. Pages in use: 414
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-12: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 20/508 13/2000 Szymanski-PT-a12-LTLFireability-11 1908879 m, 89782 m/sec, 5944768 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 570 secs. Pages in use: 414
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-12: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 25/508 16/2000 Szymanski-PT-a12-LTLFireability-11 2341094 m, 86443 m/sec, 7508284 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 575 secs. Pages in use: 414
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-12: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 30/508 18/2000 Szymanski-PT-a12-LTLFireability-11 2764200 m, 84621 m/sec, 9086707 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 580 secs. Pages in use: 414
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-12: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 35/508 21/2000 Szymanski-PT-a12-LTLFireability-11 3181560 m, 83472 m/sec, 10648074 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 585 secs. Pages in use: 414
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-12: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 40/508 24/2000 Szymanski-PT-a12-LTLFireability-11 3591062 m, 81900 m/sec, 12233822 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 590 secs. Pages in use: 414
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-12: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 45/508 26/2000 Szymanski-PT-a12-LTLFireability-11 4003026 m, 82392 m/sec, 13796735 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 595 secs. Pages in use: 414
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-12: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 50/508 29/2000 Szymanski-PT-a12-LTLFireability-11 4419652 m, 83325 m/sec, 15328896 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 600 secs. Pages in use: 414
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-12: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 55/508 32/2000 Szymanski-PT-a12-LTLFireability-11 4838918 m, 83853 m/sec, 16810007 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 605 secs. Pages in use: 414
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-12: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 60/508 35/2000 Szymanski-PT-a12-LTLFireability-11 5252273 m, 82671 m/sec, 18262906 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 610 secs. Pages in use: 414
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-12: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 65/508 37/2000 Szymanski-PT-a12-LTLFireability-11 5675198 m, 84585 m/sec, 19741663 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 615 secs. Pages in use: 414
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-12: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 70/508 40/2000 Szymanski-PT-a12-LTLFireability-11 6091358 m, 83232 m/sec, 21204329 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 620 secs. Pages in use: 414
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-12: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 75/508 43/2000 Szymanski-PT-a12-LTLFireability-11 6508034 m, 83335 m/sec, 22661590 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 625 secs. Pages in use: 414
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-12: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 80/508 45/2000 Szymanski-PT-a12-LTLFireability-11 6922083 m, 82809 m/sec, 24112891 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 630 secs. Pages in use: 414
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-12: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 85/508 48/2000 Szymanski-PT-a12-LTLFireability-11 7339457 m, 83474 m/sec, 25563681 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 635 secs. Pages in use: 414
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-12: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 90/508 51/2000 Szymanski-PT-a12-LTLFireability-11 7755419 m, 83192 m/sec, 27019828 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 640 secs. Pages in use: 414
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-12: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 95/508 53/2000 Szymanski-PT-a12-LTLFireability-11 8171032 m, 83122 m/sec, 28457082 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 645 secs. Pages in use: 414
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-12: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 100/508 56/2000 Szymanski-PT-a12-LTLFireability-11 8587029 m, 83199 m/sec, 29882860 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 650 secs. Pages in use: 414
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-12: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 105/508 59/2000 Szymanski-PT-a12-LTLFireability-11 9005514 m, 83697 m/sec, 31311021 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 655 secs. Pages in use: 414
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-12: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 110/508 62/2000 Szymanski-PT-a12-LTLFireability-11 9424238 m, 83744 m/sec, 32728477 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 660 secs. Pages in use: 414
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-12: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 115/508 64/2000 Szymanski-PT-a12-LTLFireability-11 9830597 m, 81271 m/sec, 34094598 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 665 secs. Pages in use: 414
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-12: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 120/508 67/2000 Szymanski-PT-a12-LTLFireability-11 10238363 m, 81553 m/sec, 35458821 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 670 secs. Pages in use: 414
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-12: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 125/508 70/2000 Szymanski-PT-a12-LTLFireability-11 10656079 m, 83543 m/sec, 36848128 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 675 secs. Pages in use: 414
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-12: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 130/508 72/2000 Szymanski-PT-a12-LTLFireability-11 11073955 m, 83575 m/sec, 38228715 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 680 secs. Pages in use: 414
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-12: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 135/508 75/2000 Szymanski-PT-a12-LTLFireability-11 11487880 m, 82785 m/sec, 39620019 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 685 secs. Pages in use: 414
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-12: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 140/508 78/2000 Szymanski-PT-a12-LTLFireability-11 11898108 m, 82045 m/sec, 41032334 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 690 secs. Pages in use: 414
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-12: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 145/508 80/2000 Szymanski-PT-a12-LTLFireability-11 12310345 m, 82447 m/sec, 42440328 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 695 secs. Pages in use: 414
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-12: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 150/508 83/2000 Szymanski-PT-a12-LTLFireability-11 12720595 m, 82050 m/sec, 43853562 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 700 secs. Pages in use: 414
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-12: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 155/508 86/2000 Szymanski-PT-a12-LTLFireability-11 13128154 m, 81511 m/sec, 45265642 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 705 secs. Pages in use: 414
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-12: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 160/508 88/2000 Szymanski-PT-a12-LTLFireability-11 13535492 m, 81467 m/sec, 46700331 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 710 secs. Pages in use: 414
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-12: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 165/508 91/2000 Szymanski-PT-a12-LTLFireability-11 13937799 m, 80461 m/sec, 48136567 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 715 secs. Pages in use: 414
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-12: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 170/508 93/2000 Szymanski-PT-a12-LTLFireability-11 14340469 m, 80534 m/sec, 49596921 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 720 secs. Pages in use: 414
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-12: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 175/508 96/2000 Szymanski-PT-a12-LTLFireability-11 14736076 m, 79121 m/sec, 51048691 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 725 secs. Pages in use: 414
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-12: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 180/508 99/2000 Szymanski-PT-a12-LTLFireability-11 15131095 m, 79003 m/sec, 52475383 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 730 secs. Pages in use: 414
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-12: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 185/508 101/2000 Szymanski-PT-a12-LTLFireability-11 15521921 m, 78165 m/sec, 53900801 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 735 secs. Pages in use: 414
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-12: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 190/508 104/2000 Szymanski-PT-a12-LTLFireability-11 15906800 m, 76975 m/sec, 55332214 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 740 secs. Pages in use: 414
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-12: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 195/508 106/2000 Szymanski-PT-a12-LTLFireability-11 16295572 m, 77754 m/sec, 56770463 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 745 secs. Pages in use: 414
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-12: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 200/508 109/2000 Szymanski-PT-a12-LTLFireability-11 16682531 m, 77391 m/sec, 58213555 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 750 secs. Pages in use: 414
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-12: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 205/508 111/2000 Szymanski-PT-a12-LTLFireability-11 17066574 m, 76808 m/sec, 59654633 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 755 secs. Pages in use: 414
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-12: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 210/508 114/2000 Szymanski-PT-a12-LTLFireability-11 17452556 m, 77196 m/sec, 61081473 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 760 secs. Pages in use: 414
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-12: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 215/508 116/2000 Szymanski-PT-a12-LTLFireability-11 17834279 m, 76344 m/sec, 62528143 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 765 secs. Pages in use: 414
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-12: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 220/508 119/2000 Szymanski-PT-a12-LTLFireability-11 18214920 m, 76128 m/sec, 63967924 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 770 secs. Pages in use: 414
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-12: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 225/508 121/2000 Szymanski-PT-a12-LTLFireability-11 18595838 m, 76183 m/sec, 65402055 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 775 secs. Pages in use: 414
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-12: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 230/508 124/2000 Szymanski-PT-a12-LTLFireability-11 18975992 m, 76030 m/sec, 66835638 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 780 secs. Pages in use: 414
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-12: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 235/508 126/2000 Szymanski-PT-a12-LTLFireability-11 19356310 m, 76063 m/sec, 68268949 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 785 secs. Pages in use: 414
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-12: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 240/508 128/2000 Szymanski-PT-a12-LTLFireability-11 19733871 m, 75512 m/sec, 69698314 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 790 secs. Pages in use: 414
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-12: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 245/508 131/2000 Szymanski-PT-a12-LTLFireability-11 20111474 m, 75520 m/sec, 71130452 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 795 secs. Pages in use: 414
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-12: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 250/508 133/2000 Szymanski-PT-a12-LTLFireability-11 20487311 m, 75167 m/sec, 72552085 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 800 secs. Pages in use: 414
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-12: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 255/508 136/2000 Szymanski-PT-a12-LTLFireability-11 20864403 m, 75418 m/sec, 73976481 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 805 secs. Pages in use: 414
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-12: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 260/508 138/2000 Szymanski-PT-a12-LTLFireability-11 21242862 m, 75691 m/sec, 75401918 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 810 secs. Pages in use: 414
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-12: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 265/508 141/2000 Szymanski-PT-a12-LTLFireability-11 21618021 m, 75031 m/sec, 76822999 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 815 secs. Pages in use: 414
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-12: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 270/508 143/2000 Szymanski-PT-a12-LTLFireability-11 21986557 m, 73707 m/sec, 78223647 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 820 secs. Pages in use: 414
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-12: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 275/508 145/2000 Szymanski-PT-a12-LTLFireability-11 22352978 m, 73284 m/sec, 79607087 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 825 secs. Pages in use: 414
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-12: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 280/508 148/2000 Szymanski-PT-a12-LTLFireability-11 22717895 m, 72983 m/sec, 81003782 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 830 secs. Pages in use: 414
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-12: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 285/508 150/2000 Szymanski-PT-a12-LTLFireability-11 23091630 m, 74747 m/sec, 82428842 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 835 secs. Pages in use: 414
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-12: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 290/508 153/2000 Szymanski-PT-a12-LTLFireability-11 23460987 m, 73871 m/sec, 83855714 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 840 secs. Pages in use: 414
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-12: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 295/508 155/2000 Szymanski-PT-a12-LTLFireability-11 23827145 m, 73231 m/sec, 85258241 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 845 secs. Pages in use: 414
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-12: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 300/508 157/2000 Szymanski-PT-a12-LTLFireability-11 24196181 m, 73807 m/sec, 86664107 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 850 secs. Pages in use: 414
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-12: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 305/508 160/2000 Szymanski-PT-a12-LTLFireability-11 24563236 m, 73411 m/sec, 88066827 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 855 secs. Pages in use: 414
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-12: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 310/508 162/2000 Szymanski-PT-a12-LTLFireability-11 24925294 m, 72411 m/sec, 89460254 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 860 secs. Pages in use: 414
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-12: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 315/508 165/2000 Szymanski-PT-a12-LTLFireability-11 25295968 m, 74134 m/sec, 90873031 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 865 secs. Pages in use: 414
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-12: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 320/508 167/2000 Szymanski-PT-a12-LTLFireability-11 25665977 m, 74001 m/sec, 92290669 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 870 secs. Pages in use: 414
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-12: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 325/508 169/2000 Szymanski-PT-a12-LTLFireability-11 26035444 m, 73893 m/sec, 93702952 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 875 secs. Pages in use: 414
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-12: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 330/508 172/2000 Szymanski-PT-a12-LTLFireability-11 26405416 m, 73994 m/sec, 95113601 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 880 secs. Pages in use: 414
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-12: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 335/508 174/2000 Szymanski-PT-a12-LTLFireability-11 26774042 m, 73725 m/sec, 96526277 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 885 secs. Pages in use: 414
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-12: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 340/508 177/2000 Szymanski-PT-a12-LTLFireability-11 27142896 m, 73770 m/sec, 97933985 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 890 secs. Pages in use: 414
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-12: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 345/508 179/2000 Szymanski-PT-a12-LTLFireability-11 27514898 m, 74400 m/sec, 99346686 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 895 secs. Pages in use: 414
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-12: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 350/508 181/2000 Szymanski-PT-a12-LTLFireability-11 27885083 m, 74037 m/sec, 100765360 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 900 secs. Pages in use: 414
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-12: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 355/508 184/2000 Szymanski-PT-a12-LTLFireability-11 28259931 m, 74969 m/sec, 102188243 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 905 secs. Pages in use: 414
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-12: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 360/508 186/2000 Szymanski-PT-a12-LTLFireability-11 28631554 m, 74324 m/sec, 103610675 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 910 secs. Pages in use: 414
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-12: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 365/508 189/2000 Szymanski-PT-a12-LTLFireability-11 29010302 m, 75749 m/sec, 105039434 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 915 secs. Pages in use: 414
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-12: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 370/508 191/2000 Szymanski-PT-a12-LTLFireability-11 29389670 m, 75873 m/sec, 106468369 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 920 secs. Pages in use: 414
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-12: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 375/508 194/2000 Szymanski-PT-a12-LTLFireability-11 29771343 m, 76334 m/sec, 107909502 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 925 secs. Pages in use: 414
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-12: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 380/508 196/2000 Szymanski-PT-a12-LTLFireability-11 30151909 m, 76113 m/sec, 109337035 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 930 secs. Pages in use: 414
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-12: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 385/508 199/2000 Szymanski-PT-a12-LTLFireability-11 30536696 m, 76957 m/sec, 110782231 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 935 secs. Pages in use: 414
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-12: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 390/508 201/2000 Szymanski-PT-a12-LTLFireability-11 30923454 m, 77351 m/sec, 112224859 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 940 secs. Pages in use: 414
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-12: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 395/508 204/2000 Szymanski-PT-a12-LTLFireability-11 31310427 m, 77394 m/sec, 113666334 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 945 secs. Pages in use: 414
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-12: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 400/508 206/2000 Szymanski-PT-a12-LTLFireability-11 31702052 m, 78325 m/sec, 115123699 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 950 secs. Pages in use: 414
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-12: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 405/508 209/2000 Szymanski-PT-a12-LTLFireability-11 32098511 m, 79291 m/sec, 116602613 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 955 secs. Pages in use: 414
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-12: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 410/508 212/2000 Szymanski-PT-a12-LTLFireability-11 32595229 m, 99343 m/sec, 119571059 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 960 secs. Pages in use: 414
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-12: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 415/508 215/2000 Szymanski-PT-a12-LTLFireability-11 33049178 m, 90789 m/sec, 122982575 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 965 secs. Pages in use: 414
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-12: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 420/508 218/2000 Szymanski-PT-a12-LTLFireability-11 33480824 m, 86329 m/sec, 126374651 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 970 secs. Pages in use: 414
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-12: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 425/508 220/2000 Szymanski-PT-a12-LTLFireability-11 33913059 m, 86447 m/sec, 129845267 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 975 secs. Pages in use: 414
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-12: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 430/508 223/2000 Szymanski-PT-a12-LTLFireability-11 34331330 m, 83654 m/sec, 133241741 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 980 secs. Pages in use: 414
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-12: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 435/508 226/2000 Szymanski-PT-a12-LTLFireability-11 34738651 m, 81464 m/sec, 136584625 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 985 secs. Pages in use: 414
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-12: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 440/508 228/2000 Szymanski-PT-a12-LTLFireability-11 35141140 m, 80497 m/sec, 139920352 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 990 secs. Pages in use: 414
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-12: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 445/508 231/2000 Szymanski-PT-a12-LTLFireability-11 35542189 m, 80209 m/sec, 143238961 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 995 secs. Pages in use: 414
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-12: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 450/508 234/2000 Szymanski-PT-a12-LTLFireability-11 35938986 m, 79359 m/sec, 146552609 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1000 secs. Pages in use: 414
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-12: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 455/508 236/2000 Szymanski-PT-a12-LTLFireability-11 36334978 m, 79198 m/sec, 149857133 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1005 secs. Pages in use: 414
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-12: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 460/508 239/2000 Szymanski-PT-a12-LTLFireability-11 36727474 m, 78499 m/sec, 153155585 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1010 secs. Pages in use: 414
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-12: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 465/508 241/2000 Szymanski-PT-a12-LTLFireability-11 37119064 m, 78318 m/sec, 156435731 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1015 secs. Pages in use: 414
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-12: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 470/508 244/2000 Szymanski-PT-a12-LTLFireability-11 37519932 m, 80173 m/sec, 159836352 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1020 secs. Pages in use: 414
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-12: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 475/508 246/2000 Szymanski-PT-a12-LTLFireability-11 37924273 m, 80868 m/sec, 163253964 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1025 secs. Pages in use: 414
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-12: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 480/508 249/2000 Szymanski-PT-a12-LTLFireability-11 38323870 m, 79919 m/sec, 166656089 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1030 secs. Pages in use: 414
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-12: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 485/508 252/2000 Szymanski-PT-a12-LTLFireability-11 38724194 m, 80064 m/sec, 170056450 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1035 secs. Pages in use: 414
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-12: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 490/508 254/2000 Szymanski-PT-a12-LTLFireability-11 39123245 m, 79810 m/sec, 173444702 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1040 secs. Pages in use: 414
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-12: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 495/508 257/2000 Szymanski-PT-a12-LTLFireability-11 39521125 m, 79576 m/sec, 176841886 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1045 secs. Pages in use: 414
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-12: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 500/508 259/2000 Szymanski-PT-a12-LTLFireability-11 39917670 m, 79309 m/sec, 180232149 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1050 secs. Pages in use: 414
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-12: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 505/508 262/2000 Szymanski-PT-a12-LTLFireability-11 40313180 m, 79102 m/sec, 183612843 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1055 secs. Pages in use: 414
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 38 (type EXCL) for Szymanski-PT-a12-LTLFireability-11 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-12: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-11: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1060 secs. Pages in use: 414
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 10 (type EXCL) for 9 Szymanski-PT-a12-LTLFireability-03
[[35mlola[0m][I] time limit : 508 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 38 (type EXCL) for 37 Szymanski-PT-a12-LTLFireability-11
[[35mlola[0m][I] time limit : 2540 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 10 (type EXCL) for Szymanski-PT-a12-LTLFireability-03
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 31
[[35mlola[0m][I] fired transitions : 31
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-12: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 5/508 4/5 Szymanski-PT-a12-LTLFireability-11 521730 m, -7958290 m/sec, 1425019 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1065 secs. Pages in use: 414
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 38 (type EXCL) for Szymanski-PT-a12-LTLFireability-11 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-12: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1070 secs. Pages in use: 414
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 32 (type EXCL) for 31 Szymanski-PT-a12-LTLFireability-09
[[35mlola[0m][I] time limit : 632 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 32 (type EXCL) for Szymanski-PT-a12-LTLFireability-09
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 25
[[35mlola[0m][I] fired transitions : 26
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 13 (type EXCL) for 12 Szymanski-PT-a12-LTLFireability-04
[[35mlola[0m][I] time limit : 843 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-12: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 5/843 4/2000 Szymanski-PT-a12-LTLFireability-04 517569 m, 103513 m/sec, 1306892 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1075 secs. Pages in use: 414
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-12: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 10/843 7/2000 Szymanski-PT-a12-LTLFireability-04 995584 m, 95603 m/sec, 2713045 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1080 secs. Pages in use: 414
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a12-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-12: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a12-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a12-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 15/843 10/2000 Szymanski-PT-a12-LTLFireability-04 1447730 m, 90429 m/sec, 4183387 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1085 secs. Pages in use: 414
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
/home/mcc/BenchKit/BenchKit_head.sh: line 23: 405 Killed $BK_TOOL --conf=/home/mcc/BenchKit/bin/myconf --formula=$BK_EXAMINATION.xml $LOLA_TIMELIMIT $LOLA_MEMLIMIT model.pnml
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="Szymanski-PT-a12"
export BK_EXAMINATION="LTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is Szymanski-PT-a12, examination is LTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r401-tall-171690535300852"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/Szymanski-PT-a12.tgz
mv Szymanski-PT-a12 execution
cd execution
if [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "UpperBounds" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] || [ "LTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;