About the Execution of LoLA for Szymanski-PT-a10
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 16208.451 | 356102.00 | 364223.00 | 1003.80 | TT?FF???FF?????? | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r401-tall-171690535300844.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
......................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is Szymanski-PT-a10, examination is LTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r401-tall-171690535300844
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 536K
-rw-r--r-- 1 mcc users 7.0K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 78K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 6.1K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 57K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 3.2K May 19 07:17 LTLCardinality.txt
-rw-r--r-- 1 mcc users 23K May 19 16:45 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.2K Apr 23 08:01 LTLFireability.txt
-rw-r--r-- 1 mcc users 16K Apr 23 08:01 LTLFireability.xml
-rw-r--r-- 1 mcc users 12K Apr 11 15:11 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 135K Apr 11 15:11 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 6.5K Apr 11 15:10 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 52K Apr 11 15:10 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Apr 23 08:01 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K Apr 23 08:01 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:43 equiv_col
-rw-r--r-- 1 mcc users 4 May 18 16:43 instance
-rw-r--r-- 1 mcc users 6 May 18 16:43 iscolored
-rw-r--r-- 1 mcc users 101K May 18 16:43 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME Szymanski-PT-a10-LTLFireability-00
FORMULA_NAME Szymanski-PT-a10-LTLFireability-01
FORMULA_NAME Szymanski-PT-a10-LTLFireability-02
FORMULA_NAME Szymanski-PT-a10-LTLFireability-03
FORMULA_NAME Szymanski-PT-a10-LTLFireability-04
FORMULA_NAME Szymanski-PT-a10-LTLFireability-05
FORMULA_NAME Szymanski-PT-a10-LTLFireability-06
FORMULA_NAME Szymanski-PT-a10-LTLFireability-07
FORMULA_NAME Szymanski-PT-a10-LTLFireability-08
FORMULA_NAME Szymanski-PT-a10-LTLFireability-09
FORMULA_NAME Szymanski-PT-a10-LTLFireability-10
FORMULA_NAME Szymanski-PT-a10-LTLFireability-11
FORMULA_NAME Szymanski-PT-a10-LTLFireability-12
FORMULA_NAME Szymanski-PT-a10-LTLFireability-13
FORMULA_NAME Szymanski-PT-a10-LTLFireability-14
FORMULA_NAME Szymanski-PT-a10-LTLFireability-15
=== Now, execution of the tool begins
BK_START 1717180831194
FORMULA Szymanski-PT-a10-LTLFireability-09 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Szymanski-PT-a10-LTLFireability-01 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Szymanski-PT-a10-LTLFireability-00 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Szymanski-PT-a10-LTLFireability-03 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Szymanski-PT-a10-LTLFireability-04 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Szymanski-PT-a10-LTLFireability-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1717181187296
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLFireability.xml[0m
[[35mlola[0m][I] Rule S: 8 transitions removed,12 places removed
[[35mlola[0m][I] LAUNCH task # 38 (type CNST) for 35 Szymanski-PT-a10-LTLFireability-09
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 4 (type EXCL) for 3 Szymanski-PT-a10-LTLFireability-01
[[35mlola[0m][I] time limit : 112 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 38 (type CNST) for Szymanski-PT-a10-LTLFireability-09
[[35mlola[0m][I] result : false
[[35mlola[0m][I] FINISHED task # 4 (type EXCL) for Szymanski-PT-a10-LTLFireability-01
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 1 (type EXCL) for 0 Szymanski-PT-a10-LTLFireability-00
[[35mlola[0m][I] time limit : 128 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 1 (type EXCL) for Szymanski-PT-a10-LTLFireability-00
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 3
[[35mlola[0m][I] fired transitions : 2
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[*** LOG ERROR #0001 ***] [2024-05-31 18:40:31] [status_logger] string pointer is null
[[35mlola[0m][I] LAUNCH task # 10 (type EXCL) for 9 Szymanski-PT-a10-LTLFireability-03
[[35mlola[0m][I] time limit : 150 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 10 (type EXCL) for Szymanski-PT-a10-LTLFireability-03
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 24
[[35mlola[0m][I] fired transitions : 24
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 17 (type EXCL) for 12 Szymanski-PT-a10-LTLFireability-04
[[35mlola[0m][I] time limit : 163 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 17 (type EXCL) for Szymanski-PT-a10-LTLFireability-04
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 25
[[35mlola[0m][I] fired transitions : 25
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 33 (type EXCL) for 32 Szymanski-PT-a10-LTLFireability-08
[[35mlola[0m][I] time limit : 200 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 33 (type EXCL) for Szymanski-PT-a10-LTLFireability-08
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 25
[[35mlola[0m][I] fired transitions : 26
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 67 (type EXCL) for 66 Szymanski-PT-a10-LTLFireability-14
[[35mlola[0m][I] time limit : 211 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 76 (type EQUN) for 42 Szymanski-PT-a10-LTLFireability-10
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 76 (type EQUN) for Szymanski-PT-a10-LTLFireability-10
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-10: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 67 LTL EXCL 5/257 8/2000 Szymanski-PT-a10-LTLFireability-14 1206056 m, 241211 m/sec, 4387587 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 5 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-10: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 67 LTL EXCL 10/257 15/2000 Szymanski-PT-a10-LTLFireability-14 2292744 m, 217337 m/sec, 8557706 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 10 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-10: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 67 LTL EXCL 15/257 22/2000 Szymanski-PT-a10-LTLFireability-14 3347331 m, 210917 m/sec, 12833795 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 15 secs. Pages in use: 22
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-10: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 67 LTL EXCL 20/257 29/2000 Szymanski-PT-a10-LTLFireability-14 4387586 m, 208051 m/sec, 17379849 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 20 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-10: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 67 LTL EXCL 25/257 36/2000 Szymanski-PT-a10-LTLFireability-14 5406754 m, 203833 m/sec, 21994280 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 25 secs. Pages in use: 36
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-10: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 67 LTL EXCL 30/257 42/2000 Szymanski-PT-a10-LTLFireability-14 6455111 m, 209671 m/sec, 26716036 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 30 secs. Pages in use: 42
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-10: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 67 LTL EXCL 35/257 46/2000 Szymanski-PT-a10-LTLFireability-14 7076276 m, 124233 m/sec, 30905166 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 35 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-10: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 67 LTL EXCL 40/257 49/2000 Szymanski-PT-a10-LTLFireability-14 7555807 m, 95906 m/sec, 34690395 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 40 secs. Pages in use: 49
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-10: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 67 LTL EXCL 45/257 53/2000 Szymanski-PT-a10-LTLFireability-14 8038406 m, 96519 m/sec, 38458921 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 45 secs. Pages in use: 53
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-10: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 67 LTL EXCL 50/257 56/2000 Szymanski-PT-a10-LTLFireability-14 8514081 m, 95135 m/sec, 42145166 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 50 secs. Pages in use: 56
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-10: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 67 LTL EXCL 55/257 59/2000 Szymanski-PT-a10-LTLFireability-14 8993212 m, 95826 m/sec, 45793398 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 55 secs. Pages in use: 59
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-10: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 67 LTL EXCL 60/257 62/2000 Szymanski-PT-a10-LTLFireability-14 9472837 m, 95925 m/sec, 49404891 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 60 secs. Pages in use: 62
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-10: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 67 LTL EXCL 65/257 65/2000 Szymanski-PT-a10-LTLFireability-14 9957324 m, 96897 m/sec, 52983757 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 65 secs. Pages in use: 65
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-10: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 67 LTL EXCL 70/257 68/2000 Szymanski-PT-a10-LTLFireability-14 10470928 m, 102720 m/sec, 56616429 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 70 secs. Pages in use: 68
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-10: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 67 LTL EXCL 75/257 77/2000 Szymanski-PT-a10-LTLFireability-14 11791151 m, 264044 m/sec, 61343374 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 75 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-10: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 67 LTL EXCL 80/257 86/2000 Szymanski-PT-a10-LTLFireability-14 13107060 m, 263181 m/sec, 65874377 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 80 secs. Pages in use: 86
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-10: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 67 LTL EXCL 85/257 94/2000 Szymanski-PT-a10-LTLFireability-14 14348846 m, 248357 m/sec, 70258612 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 85 secs. Pages in use: 94
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-10: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 67 LTL EXCL 90/257 101/2000 Szymanski-PT-a10-LTLFireability-14 15554592 m, 241149 m/sec, 74570503 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 90 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-10: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 67 LTL EXCL 95/257 109/2000 Szymanski-PT-a10-LTLFireability-14 16742166 m, 237514 m/sec, 78852371 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 95 secs. Pages in use: 109
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-10: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 67 LTL EXCL 100/257 117/2000 Szymanski-PT-a10-LTLFireability-14 17906807 m, 232928 m/sec, 83075861 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 100 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-10: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 67 LTL EXCL 105/257 124/2000 Szymanski-PT-a10-LTLFireability-14 19050309 m, 228700 m/sec, 87252927 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 105 secs. Pages in use: 124
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-10: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 67 LTL EXCL 110/257 131/2000 Szymanski-PT-a10-LTLFireability-14 20175421 m, 225022 m/sec, 91390754 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 110 secs. Pages in use: 131
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-10: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 67 LTL EXCL 115/257 139/2000 Szymanski-PT-a10-LTLFireability-14 21299122 m, 224740 m/sec, 95520658 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 115 secs. Pages in use: 139
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-10: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 67 LTL EXCL 120/257 146/2000 Szymanski-PT-a10-LTLFireability-14 22404645 m, 221104 m/sec, 99593917 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 120 secs. Pages in use: 146
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-10: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 67 LTL EXCL 125/257 153/2000 Szymanski-PT-a10-LTLFireability-14 23502335 m, 219538 m/sec, 103640578 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 125 secs. Pages in use: 153
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-10: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 67 LTL EXCL 130/257 160/2000 Szymanski-PT-a10-LTLFireability-14 24586911 m, 216915 m/sec, 107661867 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 130 secs. Pages in use: 160
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-10: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 67 LTL EXCL 135/257 167/2000 Szymanski-PT-a10-LTLFireability-14 25680485 m, 218714 m/sec, 111704586 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 135 secs. Pages in use: 167
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-10: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 67 LTL EXCL 140/257 174/2000 Szymanski-PT-a10-LTLFireability-14 26761213 m, 216145 m/sec, 115717120 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 140 secs. Pages in use: 174
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-10: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 67 LTL EXCL 145/257 181/2000 Szymanski-PT-a10-LTLFireability-14 27849664 m, 217690 m/sec, 119728774 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 145 secs. Pages in use: 181
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-10: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 67 LTL EXCL 150/257 188/2000 Szymanski-PT-a10-LTLFireability-14 28921409 m, 214349 m/sec, 123714897 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 150 secs. Pages in use: 188
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-10: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 67 LTL EXCL 155/257 195/2000 Szymanski-PT-a10-LTLFireability-14 29992718 m, 214261 m/sec, 127688349 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 155 secs. Pages in use: 195
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-10: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 67 LTL EXCL 160/257 202/2000 Szymanski-PT-a10-LTLFireability-14 31064988 m, 214454 m/sec, 131650222 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 160 secs. Pages in use: 202
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-10: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 67 LTL EXCL 165/257 209/2000 Szymanski-PT-a10-LTLFireability-14 32131758 m, 213354 m/sec, 135604914 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 165 secs. Pages in use: 209
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-10: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 67 LTL EXCL 170/257 216/2000 Szymanski-PT-a10-LTLFireability-14 33206603 m, 214969 m/sec, 139554636 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 170 secs. Pages in use: 216
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-10: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 67 LTL EXCL 175/257 223/2000 Szymanski-PT-a10-LTLFireability-14 34281735 m, 215026 m/sec, 143521857 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 175 secs. Pages in use: 223
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-10: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 67 LTL EXCL 180/257 230/2000 Szymanski-PT-a10-LTLFireability-14 35350266 m, 213706 m/sec, 147456171 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 180 secs. Pages in use: 230
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-10: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 67 LTL EXCL 185/257 237/2000 Szymanski-PT-a10-LTLFireability-14 36412352 m, 212417 m/sec, 151401237 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 185 secs. Pages in use: 237
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-10: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 67 LTL EXCL 190/257 244/2000 Szymanski-PT-a10-LTLFireability-14 37471517 m, 211833 m/sec, 155328821 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 190 secs. Pages in use: 244
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-10: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 67 LTL EXCL 195/257 250/2000 Szymanski-PT-a10-LTLFireability-14 38530782 m, 211853 m/sec, 159250529 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 195 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-10: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 67 LTL EXCL 200/257 257/2000 Szymanski-PT-a10-LTLFireability-14 39615638 m, 216971 m/sec, 163213787 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 200 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-10: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 67 LTL EXCL 205/257 264/2000 Szymanski-PT-a10-LTLFireability-14 40708690 m, 218610 m/sec, 167198365 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 205 secs. Pages in use: 264
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-10: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 67 LTL EXCL 210/257 272/2000 Szymanski-PT-a10-LTLFireability-14 41791510 m, 216564 m/sec, 171158261 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 210 secs. Pages in use: 272
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-10: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 67 LTL EXCL 215/257 279/2000 Szymanski-PT-a10-LTLFireability-14 42871893 m, 216076 m/sec, 175100327 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 215 secs. Pages in use: 279
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-10: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 67 LTL EXCL 220/257 285/2000 Szymanski-PT-a10-LTLFireability-14 43940694 m, 213760 m/sec, 179028305 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 220 secs. Pages in use: 285
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-10: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 67 LTL EXCL 225/257 292/2000 Szymanski-PT-a10-LTLFireability-14 45017111 m, 215283 m/sec, 182957836 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 225 secs. Pages in use: 292
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-10: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 67 LTL EXCL 230/257 300/2000 Szymanski-PT-a10-LTLFireability-14 46123678 m, 221313 m/sec, 186947272 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 230 secs. Pages in use: 300
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-10: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 67 LTL EXCL 235/257 307/2000 Szymanski-PT-a10-LTLFireability-14 47234815 m, 222227 m/sec, 190925031 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 235 secs. Pages in use: 307
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-10: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 67 LTL EXCL 240/257 314/2000 Szymanski-PT-a10-LTLFireability-14 48357036 m, 224444 m/sec, 194930615 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 240 secs. Pages in use: 314
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-10: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 67 LTL EXCL 245/257 321/2000 Szymanski-PT-a10-LTLFireability-14 49443920 m, 217376 m/sec, 198875211 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 245 secs. Pages in use: 321
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-10: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 67 LTL EXCL 250/257 328/2000 Szymanski-PT-a10-LTLFireability-14 50533564 m, 217928 m/sec, 202820347 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 250 secs. Pages in use: 328
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-10: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 67 LTL EXCL 255/257 335/2000 Szymanski-PT-a10-LTLFireability-14 51646905 m, 222668 m/sec, 206809108 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 255 secs. Pages in use: 335
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 67 (type EXCL) for Szymanski-PT-a10-LTLFireability-14 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-10: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-14: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 260 secs. Pages in use: 343
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 64 (type EXCL) for 63 Szymanski-PT-a10-LTLFireability-13
[[35mlola[0m][I] time limit : 256 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 67 (type EXCL) for 66 Szymanski-PT-a10-LTLFireability-14
[[35mlola[0m][I] time limit : 3340 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] CANCELED task # 67 (type EXCL) for Szymanski-PT-a10-LTLFireability-14 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-10: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 LTL EXCL 5/256 23/2000 Szymanski-PT-a10-LTLFireability-13 3280634 m, 656126 m/sec, 5073325 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 265 secs. Pages in use: 343
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-10: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 LTL EXCL 10/256 44/2000 Szymanski-PT-a10-LTLFireability-13 6437344 m, 631342 m/sec, 10100821 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 270 secs. Pages in use: 343
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-10: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 LTL EXCL 15/256 64/2000 Szymanski-PT-a10-LTLFireability-13 9463834 m, 605298 m/sec, 15046001 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 275 secs. Pages in use: 343
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-10: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 LTL EXCL 20/256 84/2000 Szymanski-PT-a10-LTLFireability-13 12454442 m, 598121 m/sec, 20009484 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 280 secs. Pages in use: 343
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-10: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 LTL EXCL 25/256 104/2000 Szymanski-PT-a10-LTLFireability-13 15415663 m, 592244 m/sec, 24939701 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 285 secs. Pages in use: 343
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-10: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 LTL EXCL 30/256 124/2000 Szymanski-PT-a10-LTLFireability-13 18310384 m, 578944 m/sec, 29889805 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 290 secs. Pages in use: 343
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-10: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 LTL EXCL 35/256 143/2000 Szymanski-PT-a10-LTLFireability-13 21150006 m, 567924 m/sec, 34827879 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 295 secs. Pages in use: 343
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-10: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 LTL EXCL 40/256 162/2000 Szymanski-PT-a10-LTLFireability-13 23909956 m, 551990 m/sec, 39799688 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 300 secs. Pages in use: 343
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-10: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 LTL EXCL 45/256 180/2000 Szymanski-PT-a10-LTLFireability-13 26658376 m, 549684 m/sec, 44808011 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 305 secs. Pages in use: 343
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-10: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 LTL EXCL 50/256 198/2000 Szymanski-PT-a10-LTLFireability-13 29315297 m, 531384 m/sec, 49847671 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 310 secs. Pages in use: 343
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-10: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 LTL EXCL 55/256 216/2000 Szymanski-PT-a10-LTLFireability-13 31955797 m, 528100 m/sec, 54911205 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 315 secs. Pages in use: 343
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-10: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 LTL EXCL 60/256 233/2000 Szymanski-PT-a10-LTLFireability-13 34536328 m, 516106 m/sec, 59992705 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 320 secs. Pages in use: 343
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-10: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 LTL EXCL 65/256 250/2000 Szymanski-PT-a10-LTLFireability-13 36986756 m, 490085 m/sec, 65151965 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 325 secs. Pages in use: 343
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-10: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 LTL EXCL 70/256 266/2000 Szymanski-PT-a10-LTLFireability-13 39421624 m, 486973 m/sec, 70326341 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 330 secs. Pages in use: 343
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-10: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 LTL EXCL 75/256 282/2000 Szymanski-PT-a10-LTLFireability-13 41747667 m, 465208 m/sec, 75593164 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 335 secs. Pages in use: 343
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-10: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 LTL EXCL 80/256 296/2000 Szymanski-PT-a10-LTLFireability-13 43902595 m, 430985 m/sec, 80972338 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 340 secs. Pages in use: 343
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-10: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 LTL EXCL 85/256 310/2000 Szymanski-PT-a10-LTLFireability-13 45998809 m, 419242 m/sec, 86408766 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 345 secs. Pages in use: 343
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-10: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 LTL EXCL 90/256 324/2000 Szymanski-PT-a10-LTLFireability-13 47989060 m, 398050 m/sec, 91925005 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 350 secs. Pages in use: 343
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
/home/mcc/BenchKit/BenchKit_head.sh: line 23: 402 Killed $BK_TOOL --conf=/home/mcc/BenchKit/bin/myconf --formula=$BK_EXAMINATION.xml $LOLA_TIMELIMIT $LOLA_MEMLIMIT model.pnml
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="Szymanski-PT-a10"
export BK_EXAMINATION="LTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is Szymanski-PT-a10, examination is LTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r401-tall-171690535300844"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/Szymanski-PT-a10.tgz
mv Szymanski-PT-a10 execution
cd execution
if [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "UpperBounds" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] || [ "LTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;