About the Execution of LoLA for Szymanski-PT-a10
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 0.000 | 807106.00 | 0.00 | 0.00 | F?FF??????????F? | normal |
Execution Chart
Sorry, for this execution, no execution chart could be reported.
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r401-tall-171690535300843.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.......................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is Szymanski-PT-a10, examination is LTLCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r401-tall-171690535300843
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 536K
-rw-r--r-- 1 mcc users 7.0K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 78K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 6.1K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 57K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 3.2K May 19 07:17 LTLCardinality.txt
-rw-r--r-- 1 mcc users 23K May 19 16:45 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.2K Apr 23 08:01 LTLFireability.txt
-rw-r--r-- 1 mcc users 16K Apr 23 08:01 LTLFireability.xml
-rw-r--r-- 1 mcc users 12K Apr 11 15:11 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 135K Apr 11 15:11 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 6.5K Apr 11 15:10 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 52K Apr 11 15:10 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Apr 23 08:01 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K Apr 23 08:01 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:43 equiv_col
-rw-r--r-- 1 mcc users 4 May 18 16:43 instance
-rw-r--r-- 1 mcc users 6 May 18 16:43 iscolored
-rw-r--r-- 1 mcc users 101K May 18 16:43 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME Szymanski-PT-a10-LTLCardinality-00
FORMULA_NAME Szymanski-PT-a10-LTLCardinality-01
FORMULA_NAME Szymanski-PT-a10-LTLCardinality-02
FORMULA_NAME Szymanski-PT-a10-LTLCardinality-03
FORMULA_NAME Szymanski-PT-a10-LTLCardinality-04
FORMULA_NAME Szymanski-PT-a10-LTLCardinality-05
FORMULA_NAME Szymanski-PT-a10-LTLCardinality-06
FORMULA_NAME Szymanski-PT-a10-LTLCardinality-07
FORMULA_NAME Szymanski-PT-a10-LTLCardinality-08
FORMULA_NAME Szymanski-PT-a10-LTLCardinality-09
FORMULA_NAME Szymanski-PT-a10-LTLCardinality-10
FORMULA_NAME Szymanski-PT-a10-LTLCardinality-11
FORMULA_NAME Szymanski-PT-a10-LTLCardinality-12
FORMULA_NAME Szymanski-PT-a10-LTLCardinality-13
FORMULA_NAME Szymanski-PT-a10-LTLCardinality-14
FORMULA_NAME Szymanski-PT-a10-LTLCardinality-15
=== Now, execution of the tool begins
BK_START 1717180713201
FORMULA Szymanski-PT-a10-LTLCardinality-03 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Szymanski-PT-a10-LTLCardinality-02 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Szymanski-PT-a10-LTLCardinality-00 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Szymanski-PT-a10-LTLCardinality-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1717181520307
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLCardinality.xml[0m
[[35mlola[0m][I] Rule S: 8 transitions removed,12 places removed
[[35mlola[0m][I] LAUNCH task # 10 (type CNST) for 9 Szymanski-PT-a10-LTLCardinality-03
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 10 (type CNST) for Szymanski-PT-a10-LTLCardinality-03
[[35mlola[0m][I] result : false
[[35mlola[0m][I] LAUNCH task # 7 (type EXCL) for 6 Szymanski-PT-a10-LTLCardinality-02
[[35mlola[0m][I] time limit : 149 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 7 (type EXCL) for Szymanski-PT-a10-LTLCardinality-02
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 32
[[35mlola[0m][I] fired transitions : 33
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 1 (type EXCL) for 0 Szymanski-PT-a10-LTLCardinality-00
[[35mlola[0m][I] time limit : 199 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 56 (type EQUN) for 37 Szymanski-PT-a10-LTLCardinality-11
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 47 (type CNST) for 46 Szymanski-PT-a10-LTLCardinality-14
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 1 (type EXCL) for Szymanski-PT-a10-LTLCardinality-00
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 24
[[35mlola[0m][I] fired transitions : 24
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 23 (type EXCL) for 22 Szymanski-PT-a10-LTLCardinality-06
[[35mlola[0m][I] time limit : 211 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 47 (type CNST) for Szymanski-PT-a10-LTLCardinality-14
[[35mlola[0m][I] result : false
[[35mlola[0m][I] FINISHED task # 56 (type EQUN) for Szymanski-PT-a10-LTLCardinality-11
[[35mlola[0m][I] result : true
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-10: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-11: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 4/276 8/2000 Szymanski-PT-a10-LTLCardinality-06 1194873 m, 238974 m/sec, 4345350 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 9 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-10: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-11: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 9/276 15/2000 Szymanski-PT-a10-LTLCardinality-06 2310029 m, 223031 m/sec, 8624599 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 14 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-10: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-11: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 14/276 22/2000 Szymanski-PT-a10-LTLCardinality-06 3383950 m, 214784 m/sec, 12998940 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 19 secs. Pages in use: 22
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-10: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-11: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 19/276 29/2000 Szymanski-PT-a10-LTLCardinality-06 4412909 m, 205791 m/sec, 17491752 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 24 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-10: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-11: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 24/276 36/2000 Szymanski-PT-a10-LTLCardinality-06 5416356 m, 200689 m/sec, 22034395 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 29 secs. Pages in use: 36
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-10: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-11: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 29/276 42/2000 Szymanski-PT-a10-LTLCardinality-06 6449669 m, 206662 m/sec, 26692478 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 34 secs. Pages in use: 42
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-10: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-11: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 34/276 46/2000 Szymanski-PT-a10-LTLCardinality-06 7064828 m, 123031 m/sec, 30815166 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 39 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-10: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-11: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 39/276 49/2000 Szymanski-PT-a10-LTLCardinality-06 7545027 m, 96039 m/sec, 34606562 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 44 secs. Pages in use: 49
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-10: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-11: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 44/276 53/2000 Szymanski-PT-a10-LTLCardinality-06 8024094 m, 95813 m/sec, 38349780 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 49 secs. Pages in use: 53
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-10: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-11: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 49/276 56/2000 Szymanski-PT-a10-LTLCardinality-06 8497381 m, 94657 m/sec, 42018165 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 54 secs. Pages in use: 56
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-10: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-11: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 54/276 59/2000 Szymanski-PT-a10-LTLCardinality-06 8973320 m, 95187 m/sec, 45641427 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 59 secs. Pages in use: 59
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-10: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-11: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 59/276 62/2000 Szymanski-PT-a10-LTLCardinality-06 9448531 m, 95042 m/sec, 49222333 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 64 secs. Pages in use: 62
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-10: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-11: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 64/276 65/2000 Szymanski-PT-a10-LTLCardinality-06 9926256 m, 95545 m/sec, 52754555 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 69 secs. Pages in use: 65
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-10: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-11: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 69/276 68/2000 Szymanski-PT-a10-LTLCardinality-06 10427052 m, 100159 m/sec, 56319603 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 74 secs. Pages in use: 68
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-10: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-11: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 74/276 76/2000 Szymanski-PT-a10-LTLCardinality-06 11631880 m, 240965 m/sec, 60811356 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 79 secs. Pages in use: 76
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-10: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-11: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 79/276 84/2000 Szymanski-PT-a10-LTLCardinality-06 12931043 m, 259832 m/sec, 65259784 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 84 secs. Pages in use: 84
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-10: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-11: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 84/276 92/2000 Szymanski-PT-a10-LTLCardinality-06 14154258 m, 244643 m/sec, 69566824 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 89 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-10: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-11: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 89/276 100/2000 Szymanski-PT-a10-LTLCardinality-06 15338271 m, 236802 m/sec, 73792033 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 94 secs. Pages in use: 100
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-10: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-11: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 94/276 107/2000 Szymanski-PT-a10-LTLCardinality-06 16496086 m, 231563 m/sec, 77962991 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 99 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-10: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-11: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 99/276 115/2000 Szymanski-PT-a10-LTLCardinality-06 17639631 m, 228709 m/sec, 82105443 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 104 secs. Pages in use: 115
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-10: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-11: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 104/276 122/2000 Szymanski-PT-a10-LTLCardinality-06 18769686 m, 226011 m/sec, 86225927 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 109 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-10: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-11: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 109/276 129/2000 Szymanski-PT-a10-LTLCardinality-06 19875021 m, 221067 m/sec, 90284142 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 114 secs. Pages in use: 129
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-10: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-11: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 114/276 137/2000 Szymanski-PT-a10-LTLCardinality-06 20983660 m, 221727 m/sec, 94363875 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 119 secs. Pages in use: 137
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-10: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-11: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 119/276 144/2000 Szymanski-PT-a10-LTLCardinality-06 22087870 m, 220842 m/sec, 98433103 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 124 secs. Pages in use: 144
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-10: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-11: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 124/276 151/2000 Szymanski-PT-a10-LTLCardinality-06 23186237 m, 219673 m/sec, 102477208 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 129 secs. Pages in use: 151
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-10: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-11: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 129/276 158/2000 Szymanski-PT-a10-LTLCardinality-06 24264428 m, 215638 m/sec, 106464518 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 134 secs. Pages in use: 158
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-10: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-11: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 134/276 165/2000 Szymanski-PT-a10-LTLCardinality-06 25348677 m, 216849 m/sec, 110467552 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 139 secs. Pages in use: 165
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-10: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-11: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 139/276 172/2000 Szymanski-PT-a10-LTLCardinality-06 26418837 m, 214032 m/sec, 114445776 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 144 secs. Pages in use: 172
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-10: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-11: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 144/276 179/2000 Szymanski-PT-a10-LTLCardinality-06 27484205 m, 213073 m/sec, 118388956 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 149 secs. Pages in use: 179
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-10: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-11: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 150/276 186/2000 Szymanski-PT-a10-LTLCardinality-06 28551888 m, 213536 m/sec, 122342388 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 155 secs. Pages in use: 186
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-10: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-11: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 155/276 193/2000 Szymanski-PT-a10-LTLCardinality-06 29610665 m, 211755 m/sec, 126268711 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 160 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-10: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-11: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 160/276 199/2000 Szymanski-PT-a10-LTLCardinality-06 30667817 m, 211430 m/sec, 130174604 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 165 secs. Pages in use: 199
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-10: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-11: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 165/276 206/2000 Szymanski-PT-a10-LTLCardinality-06 31715112 m, 209459 m/sec, 134066123 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 170 secs. Pages in use: 206
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-10: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-11: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 170/276 213/2000 Szymanski-PT-a10-LTLCardinality-06 32783864 m, 213750 m/sec, 137989225 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 175 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-10: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-11: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 175/276 220/2000 Szymanski-PT-a10-LTLCardinality-06 33842292 m, 211685 m/sec, 141911153 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 180 secs. Pages in use: 220
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-10: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-11: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 180/276 227/2000 Szymanski-PT-a10-LTLCardinality-06 34906619 m, 212865 m/sec, 145823165 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 185 secs. Pages in use: 227
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-10: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-11: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 185/276 234/2000 Szymanski-PT-a10-LTLCardinality-06 35961113 m, 210898 m/sec, 149724810 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 190 secs. Pages in use: 234
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-10: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-11: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 190/276 241/2000 Szymanski-PT-a10-LTLCardinality-06 37013123 m, 210402 m/sec, 153627757 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 195 secs. Pages in use: 241
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-10: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-11: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 195/276 247/2000 Szymanski-PT-a10-LTLCardinality-06 38060360 m, 209447 m/sec, 157515859 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 200 secs. Pages in use: 247
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-10: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-11: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 200/276 254/2000 Szymanski-PT-a10-LTLCardinality-06 39126940 m, 213316 m/sec, 161428759 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 205 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-10: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-11: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 205/276 261/2000 Szymanski-PT-a10-LTLCardinality-06 40194469 m, 213505 m/sec, 165341606 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 210 secs. Pages in use: 261
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-10: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-11: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 210/276 268/2000 Szymanski-PT-a10-LTLCardinality-06 41278018 m, 216709 m/sec, 169294761 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 215 secs. Pages in use: 268
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-10: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-11: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 215/276 275/2000 Szymanski-PT-a10-LTLCardinality-06 42353774 m, 215151 m/sec, 173210688 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 220 secs. Pages in use: 275
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-10: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-11: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 220/276 282/2000 Szymanski-PT-a10-LTLCardinality-06 43418505 m, 212946 m/sec, 177114377 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 225 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-10: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-11: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 225/276 289/2000 Szymanski-PT-a10-LTLCardinality-06 44480273 m, 212353 m/sec, 180997320 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 230 secs. Pages in use: 289
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-10: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-11: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 230/276 296/2000 Szymanski-PT-a10-LTLCardinality-06 45568969 m, 217739 m/sec, 184938698 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 235 secs. Pages in use: 296
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-10: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-11: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 235/276 303/2000 Szymanski-PT-a10-LTLCardinality-06 46653410 m, 216888 m/sec, 188840543 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 240 secs. Pages in use: 303
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-10: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-11: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 240/276 310/2000 Szymanski-PT-a10-LTLCardinality-06 47753764 m, 220070 m/sec, 192772570 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 245 secs. Pages in use: 310
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-10: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-11: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 245/276 317/2000 Szymanski-PT-a10-LTLCardinality-06 48845759 m, 218399 m/sec, 196702198 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 250 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-10: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-11: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 250/276 324/2000 Szymanski-PT-a10-LTLCardinality-06 49914228 m, 213693 m/sec, 200582407 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 255 secs. Pages in use: 324
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-10: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-11: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 255/276 331/2000 Szymanski-PT-a10-LTLCardinality-06 51001513 m, 217457 m/sec, 204503561 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 260 secs. Pages in use: 331
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-10: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-11: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 260/276 338/2000 Szymanski-PT-a10-LTLCardinality-06 52102962 m, 220289 m/sec, 208444844 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 265 secs. Pages in use: 338
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-10: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-11: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 265/276 345/2000 Szymanski-PT-a10-LTLCardinality-06 53199095 m, 219226 m/sec, 212377469 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 270 secs. Pages in use: 345
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-10: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-11: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 270/276 353/2000 Szymanski-PT-a10-LTLCardinality-06 54300355 m, 220252 m/sec, 216303209 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 275 secs. Pages in use: 353
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-10: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-11: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 275/276 360/2000 Szymanski-PT-a10-LTLCardinality-06 55404948 m, 220918 m/sec, 220247812 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 280 secs. Pages in use: 360
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 23 (type EXCL) for Szymanski-PT-a10-LTLCardinality-06 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-06: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-10: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-11: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 285 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 44 (type EXCL) for 43 Szymanski-PT-a10-LTLCardinality-13
[[35mlola[0m][I] time limit : 276 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 23 (type EXCL) for 22 Szymanski-PT-a10-LTLCardinality-06
[[35mlola[0m][I] time limit : 3315 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 44 (type EXCL) for Szymanski-PT-a10-LTLCardinality-13
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] CANCELED task # 23 (type EXCL) for Szymanski-PT-a10-LTLCardinality-06 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-10: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-11: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 290 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 41 (type EXCL) for 40 Szymanski-PT-a10-LTLCardinality-12
[[35mlola[0m][I] time limit : 300 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 41 (type EXCL) for Szymanski-PT-a10-LTLCardinality-12
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 3
[[35mlola[0m][I] fired transitions : 2
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 35 (type EXCL) for 34 Szymanski-PT-a10-LTLCardinality-10
[[35mlola[0m][I] time limit : 331 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 35 (type EXCL) for Szymanski-PT-a10-LTLCardinality-10
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 3
[[35mlola[0m][I] fired transitions : 2
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 32 (type EXCL) for 31 Szymanski-PT-a10-LTLCardinality-09
[[35mlola[0m][I] time limit : 367 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 32 (type EXCL) for Szymanski-PT-a10-LTLCardinality-09
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 24
[[35mlola[0m][I] fired transitions : 24
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 29 (type EXCL) for 28 Szymanski-PT-a10-LTLCardinality-08
[[35mlola[0m][I] time limit : 413 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 29 (type EXCL) for Szymanski-PT-a10-LTLCardinality-08
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 24
[[35mlola[0m][I] fired transitions : 24
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 26 (type EXCL) for 25 Szymanski-PT-a10-LTLCardinality-07
[[35mlola[0m][I] time limit : 472 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 26 (type EXCL) for Szymanski-PT-a10-LTLCardinality-07
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 280
[[35mlola[0m][I] fired transitions : 452
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 20 (type EXCL) for 19 Szymanski-PT-a10-LTLCardinality-05
[[35mlola[0m][I] time limit : 551 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 20 (type EXCL) for Szymanski-PT-a10-LTLCardinality-05
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 16
[[35mlola[0m][I] fired transitions : 30
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 17 (type EXCL) for 12 Szymanski-PT-a10-LTLCardinality-04
[[35mlola[0m][I] time limit : 662 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 17 (type EXCL) for Szymanski-PT-a10-LTLCardinality-04
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 15 (type EXCL) for 12 Szymanski-PT-a10-LTLCardinality-04
[[35mlola[0m][I] time limit : 827 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 15 (type EXCL) for Szymanski-PT-a10-LTLCardinality-04
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 3
[[35mlola[0m][I] fired transitions : 2
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 53 (type EXCL) for 37 Szymanski-PT-a10-LTLCardinality-11
[[35mlola[0m][I] time limit : 1103 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 53 (type EXCL) for Szymanski-PT-a10-LTLCardinality-11
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 66
[[35mlola[0m][I] fired transitions : 110
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 50 (type EXCL) for 49 Szymanski-PT-a10-LTLCardinality-15
[[35mlola[0m][I] time limit : 1655 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 50 (type EXCL) for Szymanski-PT-a10-LTLCardinality-15
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 27
[[35mlola[0m][I] fired transitions : 27
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 4 (type EXCL) for 3 Szymanski-PT-a10-LTLCardinality-01
[[35mlola[0m][I] time limit : 3310 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 5/3310 4/2000 Szymanski-PT-a10-LTLCardinality-01 540321 m, 108064 m/sec, 1657090 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 295 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 10/3310 8/2000 Szymanski-PT-a10-LTLCardinality-01 1049764 m, 101888 m/sec, 3487945 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 300 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 15/3310 11/2000 Szymanski-PT-a10-LTLCardinality-01 1545607 m, 99168 m/sec, 5354096 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 305 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 20/3310 14/2000 Szymanski-PT-a10-LTLCardinality-01 2025675 m, 96013 m/sec, 7095736 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 310 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 25/3310 18/2000 Szymanski-PT-a10-LTLCardinality-01 2496595 m, 94184 m/sec, 8834880 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 315 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 30/3310 21/2000 Szymanski-PT-a10-LTLCardinality-01 2958859 m, 92452 m/sec, 10581486 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 320 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 35/3310 24/2000 Szymanski-PT-a10-LTLCardinality-01 3409690 m, 90166 m/sec, 12318797 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 325 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 40/3310 27/2000 Szymanski-PT-a10-LTLCardinality-01 3862950 m, 90652 m/sec, 14082034 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 330 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 45/3310 30/2000 Szymanski-PT-a10-LTLCardinality-01 4324238 m, 92257 m/sec, 15920058 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 335 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 50/3310 33/2000 Szymanski-PT-a10-LTLCardinality-01 4778179 m, 90788 m/sec, 17810322 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 340 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 55/3310 37/2000 Szymanski-PT-a10-LTLCardinality-01 5243658 m, 93095 m/sec, 19744936 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 345 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 60/3310 40/2000 Szymanski-PT-a10-LTLCardinality-01 5732650 m, 97798 m/sec, 21856042 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 350 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 65/3310 44/2000 Szymanski-PT-a10-LTLCardinality-01 6271624 m, 107794 m/sec, 24177329 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 355 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 70/3310 48/2000 Szymanski-PT-a10-LTLCardinality-01 6908391 m, 127353 m/sec, 28770743 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 360 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 75/3310 52/2000 Szymanski-PT-a10-LTLCardinality-01 7464980 m, 111317 m/sec, 33056652 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 365 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 80/3310 55/2000 Szymanski-PT-a10-LTLCardinality-01 7997158 m, 106435 m/sec, 37247952 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 370 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 85/3310 59/2000 Szymanski-PT-a10-LTLCardinality-01 8529224 m, 106413 m/sec, 41386557 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 375 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 90/3310 63/2000 Szymanski-PT-a10-LTLCardinality-01 9052748 m, 104704 m/sec, 45535515 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 380 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 95/3310 66/2000 Szymanski-PT-a10-LTLCardinality-01 9581610 m, 105772 m/sec, 49713523 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 385 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 100/3310 70/2000 Szymanski-PT-a10-LTLCardinality-01 10131120 m, 109902 m/sec, 53926140 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 390 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 105/3310 74/2000 Szymanski-PT-a10-LTLCardinality-01 10716616 m, 117099 m/sec, 57972948 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 395 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 110/3310 77/2000 Szymanski-PT-a10-LTLCardinality-01 11202078 m, 97092 m/sec, 60093896 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 400 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 115/3310 81/2000 Szymanski-PT-a10-LTLCardinality-01 11738178 m, 107220 m/sec, 62027158 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 405 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 120/3310 84/2000 Szymanski-PT-a10-LTLCardinality-01 12146349 m, 81634 m/sec, 64064856 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 410 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 125/3310 87/2000 Szymanski-PT-a10-LTLCardinality-01 12598315 m, 90393 m/sec, 66095620 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 415 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 130/3310 90/2000 Szymanski-PT-a10-LTLCardinality-01 13093336 m, 99004 m/sec, 68035340 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 420 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 135/3310 93/2000 Szymanski-PT-a10-LTLCardinality-01 13503878 m, 82108 m/sec, 70099923 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 425 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 140/3310 96/2000 Szymanski-PT-a10-LTLCardinality-01 13987558 m, 96736 m/sec, 72108288 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 430 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 145/3310 99/2000 Szymanski-PT-a10-LTLCardinality-01 14486412 m, 99770 m/sec, 74009749 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 435 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 150/3310 103/2000 Szymanski-PT-a10-LTLCardinality-01 14955642 m, 93846 m/sec, 76137244 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 440 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 155/3310 106/2000 Szymanski-PT-a10-LTLCardinality-01 15431226 m, 95116 m/sec, 78143980 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 445 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 160/3310 109/2000 Szymanski-PT-a10-LTLCardinality-01 15956744 m, 105103 m/sec, 80074250 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 450 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 165/3310 112/2000 Szymanski-PT-a10-LTLCardinality-01 16429558 m, 94562 m/sec, 82053870 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 455 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 170/3310 116/2000 Szymanski-PT-a10-LTLCardinality-01 16928072 m, 99702 m/sec, 83997901 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 460 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 175/3310 119/2000 Szymanski-PT-a10-LTLCardinality-01 17412362 m, 96858 m/sec, 85907682 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 465 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 180/3310 123/2000 Szymanski-PT-a10-LTLCardinality-01 17959970 m, 109521 m/sec, 87947923 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 470 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 185/3310 126/2000 Szymanski-PT-a10-LTLCardinality-01 18465931 m, 101192 m/sec, 89870862 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 475 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 190/3310 130/2000 Szymanski-PT-a10-LTLCardinality-01 19021129 m, 111039 m/sec, 91870736 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 480 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 195/3310 133/2000 Szymanski-PT-a10-LTLCardinality-01 19551490 m, 106072 m/sec, 93778310 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 485 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 200/3310 137/2000 Szymanski-PT-a10-LTLCardinality-01 20108737 m, 111449 m/sec, 95734952 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 490 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 205/3310 141/2000 Szymanski-PT-a10-LTLCardinality-01 20695248 m, 117302 m/sec, 97635535 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 495 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 210/3310 145/2000 Szymanski-PT-a10-LTLCardinality-01 21207367 m, 102423 m/sec, 99364142 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 500 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 215/3310 148/2000 Szymanski-PT-a10-LTLCardinality-01 21691505 m, 96827 m/sec, 101130556 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 505 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 220/3310 151/2000 Szymanski-PT-a10-LTLCardinality-01 22151975 m, 92094 m/sec, 102904067 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 510 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 225/3310 154/2000 Szymanski-PT-a10-LTLCardinality-01 22603899 m, 90384 m/sec, 104626547 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 515 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 230/3310 157/2000 Szymanski-PT-a10-LTLCardinality-01 23050596 m, 89339 m/sec, 106309182 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 520 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 235/3310 159/2000 Szymanski-PT-a10-LTLCardinality-01 23490768 m, 88034 m/sec, 107972648 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 525 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 240/3310 162/2000 Szymanski-PT-a10-LTLCardinality-01 23914453 m, 84737 m/sec, 109584415 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 530 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 245/3310 165/2000 Szymanski-PT-a10-LTLCardinality-01 24333126 m, 83734 m/sec, 111211613 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 535 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 250/3310 168/2000 Szymanski-PT-a10-LTLCardinality-01 24741876 m, 81750 m/sec, 112811171 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 540 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 255/3310 170/2000 Szymanski-PT-a10-LTLCardinality-01 25162652 m, 84155 m/sec, 114476603 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 545 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 260/3310 173/2000 Szymanski-PT-a10-LTLCardinality-01 25592234 m, 85916 m/sec, 116207285 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 550 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 265/3310 176/2000 Szymanski-PT-a10-LTLCardinality-01 26011356 m, 83824 m/sec, 117966278 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 555 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 270/3310 179/2000 Szymanski-PT-a10-LTLCardinality-01 26430026 m, 83734 m/sec, 119734737 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 560 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 275/3310 181/2000 Szymanski-PT-a10-LTLCardinality-01 26868940 m, 87782 m/sec, 121581679 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 565 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 280/3310 184/2000 Szymanski-PT-a10-LTLCardinality-01 27314896 m, 89191 m/sec, 123605136 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 570 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 285/3310 188/2000 Szymanski-PT-a10-LTLCardinality-01 27801635 m, 97347 m/sec, 125787249 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 575 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 290/3310 191/2000 Szymanski-PT-a10-LTLCardinality-01 28312058 m, 102084 m/sec, 129374805 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 580 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 295/3310 194/2000 Szymanski-PT-a10-LTLCardinality-01 28742623 m, 86113 m/sec, 132838029 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 585 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 300/3310 196/2000 Szymanski-PT-a10-LTLCardinality-01 29157198 m, 82915 m/sec, 136158428 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 590 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 305/3310 199/2000 Szymanski-PT-a10-LTLCardinality-01 29558530 m, 80266 m/sec, 139465058 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 595 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 310/3310 202/2000 Szymanski-PT-a10-LTLCardinality-01 29960053 m, 80304 m/sec, 142758798 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 600 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 315/3310 204/2000 Szymanski-PT-a10-LTLCardinality-01 30358598 m, 79709 m/sec, 146025368 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 605 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 320/3310 207/2000 Szymanski-PT-a10-LTLCardinality-01 30762671 m, 80814 m/sec, 149329081 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 610 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 325/3310 209/2000 Szymanski-PT-a10-LTLCardinality-01 31165087 m, 80483 m/sec, 152677374 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 615 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 330/3310 212/2000 Szymanski-PT-a10-LTLCardinality-01 31566642 m, 80311 m/sec, 156051804 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 620 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 335/3310 215/2000 Szymanski-PT-a10-LTLCardinality-01 31974399 m, 81551 m/sec, 159420999 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 625 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 340/3310 217/2000 Szymanski-PT-a10-LTLCardinality-01 32397142 m, 84548 m/sec, 162900922 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 630 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 345/3310 221/2000 Szymanski-PT-a10-LTLCardinality-01 32874939 m, 95559 m/sec, 165819591 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 635 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 350/3310 224/2000 Szymanski-PT-a10-LTLCardinality-01 33372719 m, 99556 m/sec, 167480697 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 640 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 355/3310 227/2000 Szymanski-PT-a10-LTLCardinality-01 33844083 m, 94272 m/sec, 169173821 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 645 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 360/3310 230/2000 Szymanski-PT-a10-LTLCardinality-01 34310815 m, 93346 m/sec, 170990184 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 650 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 365/3310 233/2000 Szymanski-PT-a10-LTLCardinality-01 34765409 m, 90918 m/sec, 172830716 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 655 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 370/3310 236/2000 Szymanski-PT-a10-LTLCardinality-01 35215210 m, 89960 m/sec, 174640878 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 660 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 375/3310 239/2000 Szymanski-PT-a10-LTLCardinality-01 35663919 m, 89741 m/sec, 176426454 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 665 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 380/3310 242/2000 Szymanski-PT-a10-LTLCardinality-01 36110076 m, 89231 m/sec, 178155602 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 670 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 385/3310 244/2000 Szymanski-PT-a10-LTLCardinality-01 36551239 m, 88232 m/sec, 179840151 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 675 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 390/3310 247/2000 Szymanski-PT-a10-LTLCardinality-01 36987059 m, 87164 m/sec, 181481842 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 680 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 395/3310 250/2000 Szymanski-PT-a10-LTLCardinality-01 37414893 m, 85566 m/sec, 183117905 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 685 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 400/3310 253/2000 Szymanski-PT-a10-LTLCardinality-01 37835278 m, 84077 m/sec, 184760649 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 690 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 405/3310 255/2000 Szymanski-PT-a10-LTLCardinality-01 38251425 m, 83229 m/sec, 186394473 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 695 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 410/3310 258/2000 Szymanski-PT-a10-LTLCardinality-01 38661705 m, 82056 m/sec, 188041219 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 700 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 415/3310 261/2000 Szymanski-PT-a10-LTLCardinality-01 39071484 m, 81955 m/sec, 189685626 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 705 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 420/3310 263/2000 Szymanski-PT-a10-LTLCardinality-01 39476978 m, 81098 m/sec, 191323803 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 710 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 425/3310 266/2000 Szymanski-PT-a10-LTLCardinality-01 39880152 m, 80634 m/sec, 192980575 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 715 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 430/3310 269/2000 Szymanski-PT-a10-LTLCardinality-01 40284484 m, 80866 m/sec, 194680593 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 720 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 435/3310 271/2000 Szymanski-PT-a10-LTLCardinality-01 40706689 m, 84441 m/sec, 196422859 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 725 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 440/3310 274/2000 Szymanski-PT-a10-LTLCardinality-01 41143055 m, 87273 m/sec, 198274780 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 730 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 445/3310 277/2000 Szymanski-PT-a10-LTLCardinality-01 41569772 m, 85343 m/sec, 200143001 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 735 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 450/3310 280/2000 Szymanski-PT-a10-LTLCardinality-01 41987737 m, 83593 m/sec, 202064167 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 740 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 455/3310 282/2000 Szymanski-PT-a10-LTLCardinality-01 42407136 m, 83879 m/sec, 203996835 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 745 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 460/3310 285/2000 Szymanski-PT-a10-LTLCardinality-01 42826706 m, 83914 m/sec, 205943478 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 750 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 465/3310 288/2000 Szymanski-PT-a10-LTLCardinality-01 43263672 m, 87393 m/sec, 207914722 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 755 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 470/3310 291/2000 Szymanski-PT-a10-LTLCardinality-01 43712320 m, 89729 m/sec, 209946882 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 760 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 490/3310 292/2000 Szymanski-PT-a10-LTLCardinality-01 43832532 m, 24042 m/sec, 210532264 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 781 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 510/3310 292/2000 Szymanski-PT-a10-LTLCardinality-01 43832657 m, 25 m/sec, 210533073 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 800 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
/home/mcc/BenchKit/BenchKit_head.sh: line 23: 407 Killed $BK_TOOL --conf=/home/mcc/BenchKit/bin/myconf --formula=$BK_EXAMINATION.xml $LOLA_TIMELIMIT $LOLA_MEMLIMIT model.pnml
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="Szymanski-PT-a10"
export BK_EXAMINATION="LTLCardinality"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is Szymanski-PT-a10, examination is LTLCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r401-tall-171690535300843"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/Szymanski-PT-a10.tgz
mv Szymanski-PT-a10 execution
cd execution
if [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "UpperBounds" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] || [ "LTLCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;