About the Execution of LoLA for Szymanski-PT-a10
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 16208.212 | 822011.00 | 843440.00 | 3284.80 | ??F??TF????????? | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r401-tall-171690535300842.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is Szymanski-PT-a10, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r401-tall-171690535300842
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 536K
-rw-r--r-- 1 mcc users 7.0K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 78K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 6.1K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 57K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 3.2K May 19 07:17 LTLCardinality.txt
-rw-r--r-- 1 mcc users 23K May 19 16:45 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.2K Apr 23 08:01 LTLFireability.txt
-rw-r--r-- 1 mcc users 16K Apr 23 08:01 LTLFireability.xml
-rw-r--r-- 1 mcc users 12K Apr 11 15:11 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 135K Apr 11 15:11 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 6.5K Apr 11 15:10 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 52K Apr 11 15:10 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Apr 23 08:01 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K Apr 23 08:01 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:43 equiv_col
-rw-r--r-- 1 mcc users 4 May 18 16:43 instance
-rw-r--r-- 1 mcc users 6 May 18 16:43 iscolored
-rw-r--r-- 1 mcc users 101K May 18 16:43 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME Szymanski-PT-a10-CTLFireability-2024-00
FORMULA_NAME Szymanski-PT-a10-CTLFireability-2024-01
FORMULA_NAME Szymanski-PT-a10-CTLFireability-2024-02
FORMULA_NAME Szymanski-PT-a10-CTLFireability-2024-03
FORMULA_NAME Szymanski-PT-a10-CTLFireability-2024-04
FORMULA_NAME Szymanski-PT-a10-CTLFireability-2024-05
FORMULA_NAME Szymanski-PT-a10-CTLFireability-2024-06
FORMULA_NAME Szymanski-PT-a10-CTLFireability-2024-07
FORMULA_NAME Szymanski-PT-a10-CTLFireability-2024-08
FORMULA_NAME Szymanski-PT-a10-CTLFireability-2024-09
FORMULA_NAME Szymanski-PT-a10-CTLFireability-2024-10
FORMULA_NAME Szymanski-PT-a10-CTLFireability-2024-11
FORMULA_NAME Szymanski-PT-a10-CTLFireability-2023-12
FORMULA_NAME Szymanski-PT-a10-CTLFireability-2023-13
FORMULA_NAME Szymanski-PT-a10-CTLFireability-2023-14
FORMULA_NAME Szymanski-PT-a10-CTLFireability-2023-15
=== Now, execution of the tool begins
BK_START 1717180268191
FORMULA Szymanski-PT-a10-CTLFireability-2024-05 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Szymanski-PT-a10-CTLFireability-2024-06 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Szymanski-PT-a10-CTLFireability-2024-02 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1717181090202
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mCTLFireability.xml[0m
[[35mlola[0m][I] LAUNCH task # 16 (type CNST) for 15 Szymanski-PT-a10-CTLFireability-2024-05
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 19 (type CNST) for 18 Szymanski-PT-a10-CTLFireability-2024-06
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 16 (type CNST) for Szymanski-PT-a10-CTLFireability-2024-05
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 19 (type CNST) for Szymanski-PT-a10-CTLFireability-2024-06
[[35mlola[0m][I] result : false
[[35mlola[0m][I] Rule S: 8 transitions removed,12 places removed
[[35mlola[0m][I] LAUNCH task # 7 (type CNST) for 6 Szymanski-PT-a10-CTLFireability-2024-02
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 7 (type CNST) for Szymanski-PT-a10-CTLFireability-2024-02
[[35mlola[0m][I] result : false
[[35mlola[0m][I] LAUNCH task # 1 (type EXCL) for 0 Szymanski-PT-a10-CTLFireability-2024-00
[[35mlola[0m][I] time limit : 225 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 65 (type EQUN) for 50 Szymanski-PT-a10-CTLFireability-2023-14
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 61 (type FNDP) for 24 Szymanski-PT-a10-CTLFireability-2024-08
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 63 (type EQUN) for 24 Szymanski-PT-a10-CTLFireability-2024-08
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 65 (type EQUN) for Szymanski-PT-a10-CTLFireability-2023-14
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] FINISHED task # 63 (type EQUN) for Szymanski-PT-a10-CTLFireability-2024-08
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] FINISHED task # 61 (type FNDP) for Szymanski-PT-a10-CTLFireability-2024-08
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 2662
[[35mlola[0m][I] time used : 2
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-13: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-14: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 5/240 5/2000 Szymanski-PT-a10-CTLFireability-2024-00 1199557 m, 239911 m/sec, 4322453 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 5 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-13: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-14: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 10/240 10/2000 Szymanski-PT-a10-CTLFireability-2024-00 2325060 m, 225100 m/sec, 8556104 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 10 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-13: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-14: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 15/240 15/2000 Szymanski-PT-a10-CTLFireability-2024-00 3436429 m, 222273 m/sec, 12904750 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 15 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-13: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-14: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 20/240 19/2000 Szymanski-PT-a10-CTLFireability-2024-00 4518668 m, 216447 m/sec, 17372815 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 20 secs. Pages in use: 19
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-13: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-14: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 25/240 23/2000 Szymanski-PT-a10-CTLFireability-2024-00 5593249 m, 214916 m/sec, 21896712 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 25 secs. Pages in use: 23
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-13: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-14: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 30/240 28/2000 Szymanski-PT-a10-CTLFireability-2024-00 6682756 m, 217901 m/sec, 26503944 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 30 secs. Pages in use: 28
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-13: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-14: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 35/240 30/2000 Szymanski-PT-a10-CTLFireability-2024-00 7237225 m, 110893 m/sec, 30261963 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 35 secs. Pages in use: 30
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-13: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-14: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 40/240 32/2000 Szymanski-PT-a10-CTLFireability-2024-00 7762928 m, 105140 m/sec, 33872146 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 40 secs. Pages in use: 32
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-13: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-14: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 45/240 34/2000 Szymanski-PT-a10-CTLFireability-2024-00 8287589 m, 104932 m/sec, 37421906 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 45 secs. Pages in use: 34
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-13: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-14: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 50/240 37/2000 Szymanski-PT-a10-CTLFireability-2024-00 8811071 m, 104696 m/sec, 40919261 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 50 secs. Pages in use: 37
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-13: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-14: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 55/240 39/2000 Szymanski-PT-a10-CTLFireability-2024-00 9334450 m, 104675 m/sec, 44351352 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 55 secs. Pages in use: 39
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-13: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-14: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 60/240 41/2000 Szymanski-PT-a10-CTLFireability-2024-00 9857053 m, 104520 m/sec, 47709819 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 60 secs. Pages in use: 41
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-13: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-14: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 65/240 43/2000 Szymanski-PT-a10-CTLFireability-2024-00 10403971 m, 109383 m/sec, 51075066 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 65 secs. Pages in use: 43
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-13: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-14: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 70/240 48/2000 Szymanski-PT-a10-CTLFireability-2024-00 11627310 m, 244667 m/sec, 55468987 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 70 secs. Pages in use: 48
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-13: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-14: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 75/240 53/2000 Szymanski-PT-a10-CTLFireability-2024-00 12947340 m, 264006 m/sec, 59966684 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 75 secs. Pages in use: 53
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-13: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-14: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 80/240 58/2000 Szymanski-PT-a10-CTLFireability-2024-00 14172591 m, 245050 m/sec, 64255396 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 80 secs. Pages in use: 58
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-13: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-14: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 85/240 63/2000 Szymanski-PT-a10-CTLFireability-2024-00 15359636 m, 237409 m/sec, 68467664 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 85 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-13: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-14: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 90/240 68/2000 Szymanski-PT-a10-CTLFireability-2024-00 16517713 m, 231615 m/sec, 72615172 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 90 secs. Pages in use: 68
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-13: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-14: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 95/240 73/2000 Szymanski-PT-a10-CTLFireability-2024-00 17663713 m, 229200 m/sec, 76737499 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 95 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-13: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-14: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 100/240 77/2000 Szymanski-PT-a10-CTLFireability-2024-00 18791864 m, 225630 m/sec, 80825295 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 100 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-13: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-14: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 105/240 82/2000 Szymanski-PT-a10-CTLFireability-2024-00 19905806 m, 222788 m/sec, 84882792 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 105 secs. Pages in use: 82
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-13: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-14: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 110/240 86/2000 Szymanski-PT-a10-CTLFireability-2024-00 21006487 m, 220136 m/sec, 88902900 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 110 secs. Pages in use: 86
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-13: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-14: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 115/240 91/2000 Szymanski-PT-a10-CTLFireability-2024-00 22101597 m, 219022 m/sec, 92906979 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 115 secs. Pages in use: 91
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-13: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-14: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 120/240 95/2000 Szymanski-PT-a10-CTLFireability-2024-00 23192710 m, 218222 m/sec, 96890216 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 120 secs. Pages in use: 95
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-13: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-14: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 125/240 100/2000 Szymanski-PT-a10-CTLFireability-2024-00 24273552 m, 216168 m/sec, 100855917 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 125 secs. Pages in use: 100
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-13: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-14: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 130/240 104/2000 Szymanski-PT-a10-CTLFireability-2024-00 25356564 m, 216602 m/sec, 104818095 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 130 secs. Pages in use: 104
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-13: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-14: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 135/240 108/2000 Szymanski-PT-a10-CTLFireability-2024-00 26422623 m, 213211 m/sec, 108745741 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 135 secs. Pages in use: 108
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-13: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-14: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 140/240 113/2000 Szymanski-PT-a10-CTLFireability-2024-00 27494956 m, 214466 m/sec, 112678160 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 140 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-13: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-14: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 145/240 117/2000 Szymanski-PT-a10-CTLFireability-2024-00 28567989 m, 214606 m/sec, 116614050 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 145 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-13: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-14: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 150/240 121/2000 Szymanski-PT-a10-CTLFireability-2024-00 29627135 m, 211829 m/sec, 120503664 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 150 secs. Pages in use: 121
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-13: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-14: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 155/240 126/2000 Szymanski-PT-a10-CTLFireability-2024-00 30688548 m, 212282 m/sec, 124386966 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 155 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-13: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-14: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 160/240 130/2000 Szymanski-PT-a10-CTLFireability-2024-00 31747320 m, 211754 m/sec, 128269349 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 160 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-13: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-14: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 165/240 134/2000 Szymanski-PT-a10-CTLFireability-2024-00 32818144 m, 214164 m/sec, 132165046 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 165 secs. Pages in use: 134
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-13: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-14: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 170/240 139/2000 Szymanski-PT-a10-CTLFireability-2024-00 33875351 m, 211441 m/sec, 136036149 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 170 secs. Pages in use: 139
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-13: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-14: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 175/240 143/2000 Szymanski-PT-a10-CTLFireability-2024-00 34938776 m, 212685 m/sec, 139906094 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 175 secs. Pages in use: 143
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-13: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-14: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 180/240 147/2000 Szymanski-PT-a10-CTLFireability-2024-00 35994926 m, 211230 m/sec, 143764408 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 180 secs. Pages in use: 147
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-13: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-14: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 185/240 152/2000 Szymanski-PT-a10-CTLFireability-2024-00 37047347 m, 210484 m/sec, 147624571 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 185 secs. Pages in use: 152
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-13: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-14: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 190/240 156/2000 Szymanski-PT-a10-CTLFireability-2024-00 38095418 m, 209614 m/sec, 151474392 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 190 secs. Pages in use: 156
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-13: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-14: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 195/240 160/2000 Szymanski-PT-a10-CTLFireability-2024-00 39165553 m, 214027 m/sec, 155347198 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 195 secs. Pages in use: 160
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-13: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-14: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 200/240 165/2000 Szymanski-PT-a10-CTLFireability-2024-00 40233169 m, 213523 m/sec, 159210560 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 200 secs. Pages in use: 165
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-13: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-14: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 205/240 169/2000 Szymanski-PT-a10-CTLFireability-2024-00 41310475 m, 215461 m/sec, 163098369 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 205 secs. Pages in use: 169
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-13: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-14: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 210/240 173/2000 Szymanski-PT-a10-CTLFireability-2024-00 42395737 m, 217052 m/sec, 166989955 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 210 secs. Pages in use: 173
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-13: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-14: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 215/240 178/2000 Szymanski-PT-a10-CTLFireability-2024-00 43459000 m, 212652 m/sec, 170847803 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 215 secs. Pages in use: 178
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-13: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-14: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 220/240 182/2000 Szymanski-PT-a10-CTLFireability-2024-00 44524034 m, 213006 m/sec, 174692872 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 220 secs. Pages in use: 182
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-13: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-14: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 225/240 187/2000 Szymanski-PT-a10-CTLFireability-2024-00 45614711 m, 218135 m/sec, 178585049 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 225 secs. Pages in use: 187
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-13: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-14: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 230/240 191/2000 Szymanski-PT-a10-CTLFireability-2024-00 46708136 m, 218685 m/sec, 182472466 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 230 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-13: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-14: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 235/240 196/2000 Szymanski-PT-a10-CTLFireability-2024-00 47827661 m, 223905 m/sec, 186414732 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 235 secs. Pages in use: 196
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-13: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-14: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 240/240 200/2000 Szymanski-PT-a10-CTLFireability-2024-00 48918321 m, 218132 m/sec, 190297852 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 240 secs. Pages in use: 200
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 1 (type EXCL) for Szymanski-PT-a10-CTLFireability-2024-00 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-00: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-13: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-14: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 245 secs. Pages in use: 204
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 62 (type EXCL) for 50 Szymanski-PT-a10-CTLFireability-2023-14
[[35mlola[0m][I] time limit : 239 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 1 (type EXCL) for 0 Szymanski-PT-a10-CTLFireability-2024-00
[[35mlola[0m][I] time limit : 3355 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] CANCELED task # 1 (type EXCL) for Szymanski-PT-a10-CTLFireability-2024-00 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-13: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-14: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 EXEF EXCL 5/239 5/2000 Szymanski-PT-a10-CTLFireability-2023-14 1193405 m, 238681 m/sec, 2119453 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 250 secs. Pages in use: 204
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-13: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-14: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 EXEF EXCL 10/239 8/2000 Szymanski-PT-a10-CTLFireability-2023-14 2234852 m, 208289 m/sec, 4175793 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 255 secs. Pages in use: 204
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-13: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-14: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 EXEF EXCL 15/239 12/2000 Szymanski-PT-a10-CTLFireability-2023-14 3236437 m, 200317 m/sec, 6255639 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 260 secs. Pages in use: 204
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-13: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-14: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 EXEF EXCL 20/239 15/2000 Szymanski-PT-a10-CTLFireability-2023-14 4246781 m, 202068 m/sec, 8383167 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 265 secs. Pages in use: 204
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-13: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-14: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 EXEF EXCL 25/239 19/2000 Szymanski-PT-a10-CTLFireability-2023-14 5254776 m, 201599 m/sec, 10526372 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 270 secs. Pages in use: 204
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-13: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-14: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 EXEF EXCL 30/239 22/2000 Szymanski-PT-a10-CTLFireability-2023-14 6231831 m, 195411 m/sec, 12633653 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 275 secs. Pages in use: 204
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-13: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-14: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 EXEF EXCL 35/239 25/2000 Szymanski-PT-a10-CTLFireability-2023-14 7198194 m, 193272 m/sec, 14740713 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 280 secs. Pages in use: 204
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-13: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-14: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 EXEF EXCL 40/239 29/2000 Szymanski-PT-a10-CTLFireability-2023-14 8154722 m, 191305 m/sec, 16841273 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 285 secs. Pages in use: 204
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-13: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-14: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 EXEF EXCL 45/239 32/2000 Szymanski-PT-a10-CTLFireability-2023-14 9083691 m, 185793 m/sec, 18922766 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 290 secs. Pages in use: 204
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-13: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-14: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 EXEF EXCL 50/239 35/2000 Szymanski-PT-a10-CTLFireability-2023-14 9997213 m, 182704 m/sec, 20996533 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 295 secs. Pages in use: 204
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-13: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-14: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 EXEF EXCL 55/239 38/2000 Szymanski-PT-a10-CTLFireability-2023-14 10909366 m, 182430 m/sec, 23076486 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 300 secs. Pages in use: 204
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-13: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-14: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 EXEF EXCL 60/239 41/2000 Szymanski-PT-a10-CTLFireability-2023-14 11811943 m, 180515 m/sec, 25148601 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 305 secs. Pages in use: 204
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-13: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-14: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 EXEF EXCL 65/239 44/2000 Szymanski-PT-a10-CTLFireability-2023-14 12695915 m, 176794 m/sec, 27207084 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 310 secs. Pages in use: 204
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-13: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-14: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 EXEF EXCL 70/239 47/2000 Szymanski-PT-a10-CTLFireability-2023-14 13580600 m, 176937 m/sec, 29269390 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 315 secs. Pages in use: 204
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-13: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-14: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 EXEF EXCL 75/239 50/2000 Szymanski-PT-a10-CTLFireability-2023-14 14455642 m, 175008 m/sec, 31318319 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 320 secs. Pages in use: 204
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-13: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-14: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 EXEF EXCL 80/239 53/2000 Szymanski-PT-a10-CTLFireability-2023-14 15337055 m, 176282 m/sec, 33379082 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 325 secs. Pages in use: 204
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-13: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-14: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 EXEF EXCL 85/239 56/2000 Szymanski-PT-a10-CTLFireability-2023-14 16220351 m, 176659 m/sec, 35455626 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 330 secs. Pages in use: 204
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-13: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-14: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 EXEF EXCL 90/239 59/2000 Szymanski-PT-a10-CTLFireability-2023-14 17095421 m, 175014 m/sec, 37510081 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 335 secs. Pages in use: 204
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-13: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-14: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 EXEF EXCL 95/239 62/2000 Szymanski-PT-a10-CTLFireability-2023-14 17972286 m, 175373 m/sec, 39577240 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 340 secs. Pages in use: 204
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-13: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-14: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 EXEF EXCL 100/239 65/2000 Szymanski-PT-a10-CTLFireability-2023-14 18840763 m, 173695 m/sec, 41634875 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 345 secs. Pages in use: 204
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-13: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-14: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 EXEF EXCL 105/239 68/2000 Szymanski-PT-a10-CTLFireability-2023-14 19711484 m, 174144 m/sec, 43691842 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 350 secs. Pages in use: 204
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-13: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-14: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 EXEF EXCL 110/239 71/2000 Szymanski-PT-a10-CTLFireability-2023-14 20573955 m, 172494 m/sec, 45754903 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 355 secs. Pages in use: 204
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-13: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-14: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 EXEF EXCL 115/239 74/2000 Szymanski-PT-a10-CTLFireability-2023-14 21440362 m, 173281 m/sec, 47821515 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 360 secs. Pages in use: 204
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-13: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-14: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 EXEF EXCL 120/239 77/2000 Szymanski-PT-a10-CTLFireability-2023-14 22291704 m, 170268 m/sec, 49868833 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 365 secs. Pages in use: 204
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-13: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-14: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 EXEF EXCL 125/239 80/2000 Szymanski-PT-a10-CTLFireability-2023-14 23144962 m, 170651 m/sec, 51913962 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 370 secs. Pages in use: 204
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-13: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-14: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 EXEF EXCL 130/239 83/2000 Szymanski-PT-a10-CTLFireability-2023-14 23998726 m, 170752 m/sec, 53970908 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 375 secs. Pages in use: 204
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-13: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-14: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 EXEF EXCL 135/239 86/2000 Szymanski-PT-a10-CTLFireability-2023-14 24850366 m, 170328 m/sec, 56024995 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 380 secs. Pages in use: 204
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-13: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-14: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 EXEF EXCL 140/239 89/2000 Szymanski-PT-a10-CTLFireability-2023-14 25701355 m, 170197 m/sec, 58080425 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 385 secs. Pages in use: 204
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-13: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-14: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 EXEF EXCL 145/239 92/2000 Szymanski-PT-a10-CTLFireability-2023-14 26548345 m, 169398 m/sec, 60133964 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 390 secs. Pages in use: 204
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-13: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-14: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 EXEF EXCL 150/239 94/2000 Szymanski-PT-a10-CTLFireability-2023-14 27401040 m, 170539 m/sec, 62193680 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 395 secs. Pages in use: 204
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-13: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-14: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 EXEF EXCL 155/239 97/2000 Szymanski-PT-a10-CTLFireability-2023-14 28251892 m, 170170 m/sec, 64256221 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 400 secs. Pages in use: 204
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-13: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-14: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 EXEF EXCL 160/239 100/2000 Szymanski-PT-a10-CTLFireability-2023-14 29098192 m, 169260 m/sec, 66316541 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 405 secs. Pages in use: 204
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-13: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-14: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 EXEF EXCL 165/239 103/2000 Szymanski-PT-a10-CTLFireability-2023-14 29931751 m, 166711 m/sec, 68368135 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 410 secs. Pages in use: 204
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-13: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-14: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 EXEF EXCL 170/239 106/2000 Szymanski-PT-a10-CTLFireability-2023-14 30766564 m, 166962 m/sec, 70408912 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 415 secs. Pages in use: 204
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-13: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-14: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 EXEF EXCL 175/239 109/2000 Szymanski-PT-a10-CTLFireability-2023-14 31604237 m, 167534 m/sec, 72464077 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 420 secs. Pages in use: 204
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-13: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-14: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 EXEF EXCL 180/239 112/2000 Szymanski-PT-a10-CTLFireability-2023-14 32433557 m, 165864 m/sec, 74503986 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 425 secs. Pages in use: 204
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-13: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-14: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 EXEF EXCL 185/239 114/2000 Szymanski-PT-a10-CTLFireability-2023-14 33258094 m, 164907 m/sec, 76544821 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 430 secs. Pages in use: 204
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-13: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-14: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 EXEF EXCL 190/239 117/2000 Szymanski-PT-a10-CTLFireability-2023-14 34081688 m, 164718 m/sec, 78584856 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 435 secs. Pages in use: 204
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-13: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-14: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 EXEF EXCL 195/239 120/2000 Szymanski-PT-a10-CTLFireability-2023-14 34878461 m, 159354 m/sec, 80568701 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 440 secs. Pages in use: 204
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-13: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-14: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 EXEF EXCL 200/239 123/2000 Szymanski-PT-a10-CTLFireability-2023-14 35676312 m, 159570 m/sec, 82554626 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 445 secs. Pages in use: 204
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-13: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-14: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 EXEF EXCL 205/239 125/2000 Szymanski-PT-a10-CTLFireability-2023-14 36481472 m, 161032 m/sec, 84564031 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 450 secs. Pages in use: 204
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-13: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-14: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 EXEF EXCL 210/239 128/2000 Szymanski-PT-a10-CTLFireability-2023-14 37295890 m, 162883 m/sec, 86584940 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 455 secs. Pages in use: 204
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-13: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-14: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 EXEF EXCL 215/239 131/2000 Szymanski-PT-a10-CTLFireability-2023-14 38096277 m, 160077 m/sec, 88592945 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 460 secs. Pages in use: 204
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-13: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-14: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 EXEF EXCL 220/239 134/2000 Szymanski-PT-a10-CTLFireability-2023-14 38897776 m, 160299 m/sec, 90599204 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 465 secs. Pages in use: 204
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-13: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-14: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 EXEF EXCL 225/239 136/2000 Szymanski-PT-a10-CTLFireability-2023-14 39701023 m, 160649 m/sec, 92617576 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 470 secs. Pages in use: 204
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-13: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-14: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 EXEF EXCL 230/239 139/2000 Szymanski-PT-a10-CTLFireability-2023-14 40499137 m, 159622 m/sec, 94628068 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 475 secs. Pages in use: 204
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-13: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-14: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 EXEF EXCL 235/239 142/2000 Szymanski-PT-a10-CTLFireability-2023-14 41296042 m, 159381 m/sec, 96632865 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 480 secs. Pages in use: 204
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 62 (type EXCL) for Szymanski-PT-a10-CTLFireability-2023-14 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-13: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-14: CONJ 0 1 0 0 3 1 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 485 secs. Pages in use: 204
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 58 (type EXCL) for 57 Szymanski-PT-a10-CTLFireability-2023-15
[[35mlola[0m][I] time limit : 239 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 62 (type EXCL) for 50 Szymanski-PT-a10-CTLFireability-2023-14
[[35mlola[0m][I] time limit : 3115 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-13: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-14: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 5/239 5/2000 Szymanski-PT-a10-CTLFireability-2023-15 1225650 m, 245130 m/sec, 4420697 t fired, .
[[35mlola[0m][.] 62 EXEF EXCL 5/3115 5/5 Szymanski-PT-a10-CTLFireability-2023-14 1194883 m, -8020231 m/sec, 2122265 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 490 secs. Pages in use: 204
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 62 (type EXCL) for Szymanski-PT-a10-CTLFireability-2023-14 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-13: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-14: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 10/239 10/2000 Szymanski-PT-a10-CTLFireability-2023-15 2358626 m, 226595 m/sec, 8683010 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 495 secs. Pages in use: 204
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-13: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-14: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 15/239 15/2000 Szymanski-PT-a10-CTLFireability-2023-15 3475437 m, 223362 m/sec, 13060397 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 500 secs. Pages in use: 204
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-13: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-14: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 20/239 19/2000 Szymanski-PT-a10-CTLFireability-2023-15 4561862 m, 217285 m/sec, 17551680 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 505 secs. Pages in use: 204
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-13: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-14: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 25/239 24/2000 Szymanski-PT-a10-CTLFireability-2023-15 5647144 m, 217056 m/sec, 22125264 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 510 secs. Pages in use: 204
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-13: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-14: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 30/239 28/2000 Szymanski-PT-a10-CTLFireability-2023-15 6723767 m, 215324 m/sec, 26770031 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 515 secs. Pages in use: 204
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-13: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-14: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 35/239 30/2000 Szymanski-PT-a10-CTLFireability-2023-15 7276791 m, 110604 m/sec, 30537932 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 520 secs. Pages in use: 204
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-13: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-14: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 40/239 33/2000 Szymanski-PT-a10-CTLFireability-2023-15 7812006 m, 107043 m/sec, 34203875 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 525 secs. Pages in use: 204
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-13: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-14: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 45/239 35/2000 Szymanski-PT-a10-CTLFireability-2023-15 8342431 m, 106085 m/sec, 37793377 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 530 secs. Pages in use: 204
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-13: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-14: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 50/239 37/2000 Szymanski-PT-a10-CTLFireability-2023-15 8876147 m, 106743 m/sec, 41344332 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 535 secs. Pages in use: 204
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-13: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-14: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 55/239 39/2000 Szymanski-PT-a10-CTLFireability-2023-15 9407581 m, 106286 m/sec, 44827230 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 540 secs. Pages in use: 204
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-13: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-14: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 60/239 41/2000 Szymanski-PT-a10-CTLFireability-2023-15 9945795 m, 107642 m/sec, 48269584 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 545 secs. Pages in use: 204
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-13: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-14: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 65/239 44/2000 Szymanski-PT-a10-CTLFireability-2023-15 10522075 m, 115256 m/sec, 51751638 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 550 secs. Pages in use: 204
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-13: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-14: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 70/239 49/2000 Szymanski-PT-a10-CTLFireability-2023-15 11922526 m, 280090 m/sec, 56454977 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 555 secs. Pages in use: 204
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-13: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-14: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 75/239 55/2000 Szymanski-PT-a10-CTLFireability-2023-15 13225025 m, 260499 m/sec, 60932073 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 560 secs. Pages in use: 204
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-13: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-14: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 80/239 60/2000 Szymanski-PT-a10-CTLFireability-2023-15 14447121 m, 244419 m/sec, 65228163 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 565 secs. Pages in use: 204
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-13: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-14: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 85/239 64/2000 Szymanski-PT-a10-CTLFireability-2023-15 15627977 m, 236171 m/sec, 69425322 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 570 secs. Pages in use: 204
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-13: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-14: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 90/239 69/2000 Szymanski-PT-a10-CTLFireability-2023-15 16790910 m, 232586 m/sec, 73596529 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 575 secs. Pages in use: 204
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-13: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-14: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 95/239 74/2000 Szymanski-PT-a10-CTLFireability-2023-15 17943783 m, 230574 m/sec, 77748712 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 580 secs. Pages in use: 204
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-13: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-14: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 100/239 78/2000 Szymanski-PT-a10-CTLFireability-2023-15 19087819 m, 228807 m/sec, 81900144 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 585 secs. Pages in use: 204
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-13: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-14: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 105/239 83/2000 Szymanski-PT-a10-CTLFireability-2023-15 20215759 m, 225588 m/sec, 86015232 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 590 secs. Pages in use: 204
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-13: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-14: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 110/239 88/2000 Szymanski-PT-a10-CTLFireability-2023-15 21336774 m, 224203 m/sec, 90103900 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 595 secs. Pages in use: 204
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-13: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-14: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 115/239 92/2000 Szymanski-PT-a10-CTLFireability-2023-15 22448268 m, 222298 m/sec, 94166303 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 600 secs. Pages in use: 204
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-13: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-14: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 120/239 97/2000 Szymanski-PT-a10-CTLFireability-2023-15 23551255 m, 220597 m/sec, 98200726 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 605 secs. Pages in use: 204
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-13: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-14: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 125/239 101/2000 Szymanski-PT-a10-CTLFireability-2023-15 24635519 m, 216852 m/sec, 102187295 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 610 secs. Pages in use: 204
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-13: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-14: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 130/239 105/2000 Szymanski-PT-a10-CTLFireability-2023-15 25727424 m, 218381 m/sec, 106189098 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 615 secs. Pages in use: 204
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-13: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-14: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 135/239 110/2000 Szymanski-PT-a10-CTLFireability-2023-15 26805619 m, 215639 m/sec, 110154308 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 620 secs. Pages in use: 204
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-13: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-14: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 140/239 114/2000 Szymanski-PT-a10-CTLFireability-2023-15 27887727 m, 216421 m/sec, 114105372 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 625 secs. Pages in use: 204
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-13: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-14: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 145/239 119/2000 Szymanski-PT-a10-CTLFireability-2023-15 28957276 m, 213909 m/sec, 118048317 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 630 secs. Pages in use: 204
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-13: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-14: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 150/239 123/2000 Szymanski-PT-a10-CTLFireability-2023-15 30029160 m, 214376 m/sec, 121979510 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 635 secs. Pages in use: 204
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-13: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-14: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 155/239 127/2000 Szymanski-PT-a10-CTLFireability-2023-15 31097187 m, 213605 m/sec, 125889887 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 640 secs. Pages in use: 204
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-13: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-14: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 160/239 132/2000 Szymanski-PT-a10-CTLFireability-2023-15 32163349 m, 213232 m/sec, 129797674 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 645 secs. Pages in use: 204
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-13: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-14: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 165/239 136/2000 Szymanski-PT-a10-CTLFireability-2023-15 33238497 m, 215029 m/sec, 133704678 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 650 secs. Pages in use: 204
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-13: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-14: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 170/239 140/2000 Szymanski-PT-a10-CTLFireability-2023-15 34306109 m, 213522 m/sec, 137600656 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 655 secs. Pages in use: 204
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-13: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-14: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 175/239 145/2000 Szymanski-PT-a10-CTLFireability-2023-15 35372706 m, 213319 m/sec, 141485589 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 660 secs. Pages in use: 204
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-13: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-14: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 180/239 149/2000 Szymanski-PT-a10-CTLFireability-2023-15 36432472 m, 211953 m/sec, 145376574 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 665 secs. Pages in use: 204
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-13: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-14: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 185/239 153/2000 Szymanski-PT-a10-CTLFireability-2023-15 37492894 m, 212084 m/sec, 149264453 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 670 secs. Pages in use: 204
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-13: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-14: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 190/239 158/2000 Szymanski-PT-a10-CTLFireability-2023-15 38552036 m, 211828 m/sec, 153137533 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 675 secs. Pages in use: 204
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-13: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-14: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 195/239 162/2000 Szymanski-PT-a10-CTLFireability-2023-15 39634549 m, 216502 m/sec, 157039530 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 680 secs. Pages in use: 204
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-13: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-14: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 200/239 167/2000 Szymanski-PT-a10-CTLFireability-2023-15 40721702 m, 217430 m/sec, 160956235 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 685 secs. Pages in use: 204
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-13: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-14: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 205/239 171/2000 Szymanski-PT-a10-CTLFireability-2023-15 41804889 m, 216637 m/sec, 164865051 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 690 secs. Pages in use: 204
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-13: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-14: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 210/239 175/2000 Szymanski-PT-a10-CTLFireability-2023-15 42883181 m, 215658 m/sec, 168754174 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 695 secs. Pages in use: 204
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-13: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-14: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 215/239 180/2000 Szymanski-PT-a10-CTLFireability-2023-15 43953104 m, 213984 m/sec, 172634726 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 700 secs. Pages in use: 204
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-13: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-14: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 220/239 184/2000 Szymanski-PT-a10-CTLFireability-2023-15 45029584 m, 215296 m/sec, 176513188 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 705 secs. Pages in use: 204
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-13: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-14: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 225/239 189/2000 Szymanski-PT-a10-CTLFireability-2023-15 46138367 m, 221756 m/sec, 180456399 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 710 secs. Pages in use: 204
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-13: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-14: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 230/239 193/2000 Szymanski-PT-a10-CTLFireability-2023-15 47254802 m, 223287 m/sec, 184402073 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 715 secs. Pages in use: 204
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-13: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-14: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 235/239 198/2000 Szymanski-PT-a10-CTLFireability-2023-15 48373298 m, 223699 m/sec, 188348338 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 720 secs. Pages in use: 204
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 58 (type EXCL) for Szymanski-PT-a10-CTLFireability-2023-15 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-13: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-14: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-15: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 725 secs. Pages in use: 204
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 53 (type EXCL) for 50 Szymanski-PT-a10-CTLFireability-2023-14
[[35mlola[0m][I] time limit : 239 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 58 (type EXCL) for 57 Szymanski-PT-a10-CTLFireability-2023-15
[[35mlola[0m][I] time limit : 2875 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 53 (type EXCL) for Szymanski-PT-a10-CTLFireability-2023-14
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] fired transitions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] CANCELED task # 58 (type EXCL) for Szymanski-PT-a10-CTLFireability-2023-15 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-13: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 730 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 46 (type EXCL) for 39 Szymanski-PT-a10-CTLFireability-2023-13
[[35mlola[0m][I] time limit : 260 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 46 (type EXCL) for Szymanski-PT-a10-CTLFireability-2023-13
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 24
[[35mlola[0m][I] fired transitions : 25
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 37 (type EXCL) for 36 Szymanski-PT-a10-CTLFireability-2023-12
[[35mlola[0m][I] time limit : 358 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 CTL EXCL 5/358 6/2000 Szymanski-PT-a10-CTLFireability-2023-12 1273526 m, 254705 m/sec, 4599831 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 735 secs. Pages in use: 217
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 CTL EXCL 10/358 10/2000 Szymanski-PT-a10-CTLFireability-2023-12 2422069 m, 229708 m/sec, 8924533 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 740 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 CTL EXCL 15/358 15/2000 Szymanski-PT-a10-CTLFireability-2023-12 3548985 m, 225383 m/sec, 13366684 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 745 secs. Pages in use: 235
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 CTL EXCL 20/358 20/2000 Szymanski-PT-a10-CTLFireability-2023-12 4649103 m, 220023 m/sec, 17917830 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 750 secs. Pages in use: 245
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 CTL EXCL 25/358 24/2000 Szymanski-PT-a10-CTLFireability-2023-12 5742694 m, 218718 m/sec, 22532679 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 755 secs. Pages in use: 253
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 CTL EXCL 30/358 28/2000 Szymanski-PT-a10-CTLFireability-2023-12 6783435 m, 208148 m/sec, 27160625 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 760 secs. Pages in use: 262
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 CTL EXCL 35/358 31/2000 Szymanski-PT-a10-CTLFireability-2023-12 7343320 m, 111977 m/sec, 30992597 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 765 secs. Pages in use: 269
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 CTL EXCL 40/358 33/2000 Szymanski-PT-a10-CTLFireability-2023-12 7887317 m, 108799 m/sec, 34714808 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 770 secs. Pages in use: 276
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 CTL EXCL 61/358 33/2000 Szymanski-PT-a10-CTLFireability-2023-12 7915030 m, 5542 m/sec, 34903107 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 792 secs. Pages in use: 276
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mSzymanski-PT-a10-CTLFireability-2023-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a10-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a10-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 CTL EXCL 85/358 33/2000 Szymanski-PT-a10-CTLFireability-2023-12 7915416 m, 77 m/sec, 34905785 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 816 secs. Pages in use: 276
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
/home/mcc/BenchKit/BenchKit_head.sh: line 23: 402 Killed $BK_TOOL --conf=/home/mcc/BenchKit/bin/myconf --formula=$BK_EXAMINATION.xml $LOLA_TIMELIMIT $LOLA_MEMLIMIT model.pnml
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="Szymanski-PT-a10"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is Szymanski-PT-a10, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r401-tall-171690535300842"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/Szymanski-PT-a10.tgz
mv Szymanski-PT-a10 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;