About the Execution of LoLA for Szymanski-PT-a06
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 16179.747 | 298319.00 | 304998.00 | 843.30 | F?F???????FF?F?? | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r401-tall-171690535300828.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
...............
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is Szymanski-PT-a06, examination is LTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r401-tall-171690535300828
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 564K
-rw-r--r-- 1 mcc users 8.0K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 94K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.3K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 51K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 3.7K Apr 23 08:01 LTLCardinality.txt
-rw-r--r-- 1 mcc users 27K Apr 23 08:01 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.0K May 19 07:36 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K May 19 19:26 LTLFireability.xml
-rw-r--r-- 1 mcc users 11K Apr 11 15:06 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 113K Apr 11 15:06 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 8.9K Apr 11 15:05 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 80K Apr 11 15:05 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Apr 23 08:01 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K Apr 23 08:01 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:43 equiv_col
-rw-r--r-- 1 mcc users 4 May 18 16:43 instance
-rw-r--r-- 1 mcc users 6 May 18 16:43 iscolored
-rw-r--r-- 1 mcc users 101K May 18 16:43 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME Szymanski-PT-a06-LTLFireability-00
FORMULA_NAME Szymanski-PT-a06-LTLFireability-01
FORMULA_NAME Szymanski-PT-a06-LTLFireability-02
FORMULA_NAME Szymanski-PT-a06-LTLFireability-03
FORMULA_NAME Szymanski-PT-a06-LTLFireability-04
FORMULA_NAME Szymanski-PT-a06-LTLFireability-05
FORMULA_NAME Szymanski-PT-a06-LTLFireability-06
FORMULA_NAME Szymanski-PT-a06-LTLFireability-07
FORMULA_NAME Szymanski-PT-a06-LTLFireability-08
FORMULA_NAME Szymanski-PT-a06-LTLFireability-09
FORMULA_NAME Szymanski-PT-a06-LTLFireability-10
FORMULA_NAME Szymanski-PT-a06-LTLFireability-11
FORMULA_NAME Szymanski-PT-a06-LTLFireability-12
FORMULA_NAME Szymanski-PT-a06-LTLFireability-13
FORMULA_NAME Szymanski-PT-a06-LTLFireability-14
FORMULA_NAME Szymanski-PT-a06-LTLFireability-15
=== Now, execution of the tool begins
BK_START 1717179318142
FORMULA Szymanski-PT-a06-LTLFireability-10 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Szymanski-PT-a06-LTLFireability-02 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Szymanski-PT-a06-LTLFireability-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Szymanski-PT-a06-LTLFireability-11 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Szymanski-PT-a06-LTLFireability-00 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1717179616461
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLFireability.xml[0m
[[35mlola[0m][I] Rule S: 8 transitions removed,12 places removed
[[35mlola[0m][I] LAUNCH task # 31 (type CNST) for 30 Szymanski-PT-a06-LTLFireability-10
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 7 (type EXCL) for 6 Szymanski-PT-a06-LTLFireability-02
[[35mlola[0m][I] time limit : 211 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 31 (type CNST) for Szymanski-PT-a06-LTLFireability-10
[[35mlola[0m][I] result : false
[[35mlola[0m][I] LAUNCH task # 58 (type FNDP) for 0 Szymanski-PT-a06-LTLFireability-00
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 59 (type EQUN) for 0 Szymanski-PT-a06-LTLFireability-00
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 57 (type EQUN) for 9 Szymanski-PT-a06-LTLFireability-03
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 7 (type EXCL) for Szymanski-PT-a06-LTLFireability-02
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 24
[[35mlola[0m][I] fired transitions : 24
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 40 (type EXCL) for 39 Szymanski-PT-a06-LTLFireability-13
[[35mlola[0m][I] time limit : 240 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 40 (type EXCL) for Szymanski-PT-a06-LTLFireability-13
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 21
[[35mlola[0m][I] fired transitions : 21
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 34 (type EXCL) for 33 Szymanski-PT-a06-LTLFireability-11
[[35mlola[0m][I] time limit : 257 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 34 (type EXCL) for Szymanski-PT-a06-LTLFireability-11
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 24
[[35mlola[0m][I] fired transitions : 24
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 43 (type EXCL) for 42 Szymanski-PT-a06-LTLFireability-14
[[35mlola[0m][I] time limit : 276 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 58 (type FNDP) for Szymanski-PT-a06-LTLFireability-00
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][W] CANCELED task # 59 (type EQUN) for Szymanski-PT-a06-LTLFireability-00 (obsolete)
[[35mlola[0m][I] FINISHED task # 57 (type EQUN) for Szymanski-PT-a06-LTLFireability-03
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] FINISHED task # 59 (type EQUN) for Szymanski-PT-a06-LTLFireability-00
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-15: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 5/300 11/2000 Szymanski-PT-a06-LTLFireability-14 1547666 m, 309533 m/sec, 4936549 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 5 secs. Pages in use: 11
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-15: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 10/300 20/2000 Szymanski-PT-a06-LTLFireability-14 3016589 m, 293784 m/sec, 9453117 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 10 secs. Pages in use: 20
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-15: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 15/300 29/2000 Szymanski-PT-a06-LTLFireability-14 4377893 m, 272260 m/sec, 13753522 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 15 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-15: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 20/300 38/2000 Szymanski-PT-a06-LTLFireability-14 5741494 m, 272720 m/sec, 18035052 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 20 secs. Pages in use: 38
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-15: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 25/300 47/2000 Szymanski-PT-a06-LTLFireability-14 7228439 m, 297389 m/sec, 22460399 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 25 secs. Pages in use: 47
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-15: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 30/300 58/2000 Szymanski-PT-a06-LTLFireability-14 8794091 m, 313130 m/sec, 27032471 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 30 secs. Pages in use: 58
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-15: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 35/300 67/2000 Szymanski-PT-a06-LTLFireability-14 10310642 m, 303310 m/sec, 31534478 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 35 secs. Pages in use: 67
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-15: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 40/300 77/2000 Szymanski-PT-a06-LTLFireability-14 11804139 m, 298699 m/sec, 36009043 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 40 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-15: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 45/300 87/2000 Szymanski-PT-a06-LTLFireability-14 13261889 m, 291550 m/sec, 40424806 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 45 secs. Pages in use: 87
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-15: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 50/300 96/2000 Szymanski-PT-a06-LTLFireability-14 14669789 m, 281580 m/sec, 44746502 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 50 secs. Pages in use: 96
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-15: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 55/300 105/2000 Szymanski-PT-a06-LTLFireability-14 16064189 m, 278880 m/sec, 49056367 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 55 secs. Pages in use: 105
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-15: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 60/300 114/2000 Szymanski-PT-a06-LTLFireability-14 17417429 m, 270648 m/sec, 53267543 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 60 secs. Pages in use: 114
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-15: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 65/300 122/2000 Szymanski-PT-a06-LTLFireability-14 18753402 m, 267194 m/sec, 57449062 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 65 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-15: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 70/300 131/2000 Szymanski-PT-a06-LTLFireability-14 20072522 m, 263824 m/sec, 61593660 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 70 secs. Pages in use: 131
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-15: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 75/300 139/2000 Szymanski-PT-a06-LTLFireability-14 21375295 m, 260554 m/sec, 65707606 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 75 secs. Pages in use: 139
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-15: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 80/300 148/2000 Szymanski-PT-a06-LTLFireability-14 22666878 m, 258316 m/sec, 69774992 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 80 secs. Pages in use: 148
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-15: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 85/300 156/2000 Szymanski-PT-a06-LTLFireability-14 23967887 m, 260201 m/sec, 73859712 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 85 secs. Pages in use: 156
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-15: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 90/300 164/2000 Szymanski-PT-a06-LTLFireability-14 25277055 m, 261833 m/sec, 77954385 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 90 secs. Pages in use: 164
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-15: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 95/300 173/2000 Szymanski-PT-a06-LTLFireability-14 26554383 m, 255465 m/sec, 81966311 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 95 secs. Pages in use: 173
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-15: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 100/300 181/2000 Szymanski-PT-a06-LTLFireability-14 27869067 m, 262936 m/sec, 86050910 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 100 secs. Pages in use: 181
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-15: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 105/300 190/2000 Szymanski-PT-a06-LTLFireability-14 29178573 m, 261901 m/sec, 90111762 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 105 secs. Pages in use: 190
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-15: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 110/300 198/2000 Szymanski-PT-a06-LTLFireability-14 30489721 m, 262229 m/sec, 94164712 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 110 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-15: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 115/300 207/2000 Szymanski-PT-a06-LTLFireability-14 31820177 m, 266091 m/sec, 98230708 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 115 secs. Pages in use: 207
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-15: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 120/300 216/2000 Szymanski-PT-a06-LTLFireability-14 33173013 m, 270567 m/sec, 102330564 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 120 secs. Pages in use: 216
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-15: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 125/300 225/2000 Szymanski-PT-a06-LTLFireability-14 34569134 m, 279224 m/sec, 106498098 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 125 secs. Pages in use: 225
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-15: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 130/300 234/2000 Szymanski-PT-a06-LTLFireability-14 35956613 m, 277495 m/sec, 110657105 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 130 secs. Pages in use: 234
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-15: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 135/300 243/2000 Szymanski-PT-a06-LTLFireability-14 37354437 m, 279564 m/sec, 114823293 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 135 secs. Pages in use: 243
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-15: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 140/300 252/2000 Szymanski-PT-a06-LTLFireability-14 38757188 m, 280550 m/sec, 119003990 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 140 secs. Pages in use: 252
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-15: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 145/300 261/2000 Szymanski-PT-a06-LTLFireability-14 40156763 m, 279915 m/sec, 123175090 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 145 secs. Pages in use: 261
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-15: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 150/300 270/2000 Szymanski-PT-a06-LTLFireability-14 41588338 m, 286315 m/sec, 127397552 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 150 secs. Pages in use: 270
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-15: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 155/300 279/2000 Szymanski-PT-a06-LTLFireability-14 42996483 m, 281629 m/sec, 131584947 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 155 secs. Pages in use: 279
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-15: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 160/300 289/2000 Szymanski-PT-a06-LTLFireability-14 44396505 m, 280004 m/sec, 135767959 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 160 secs. Pages in use: 289
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-15: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 165/300 298/2000 Szymanski-PT-a06-LTLFireability-14 45799224 m, 280543 m/sec, 139948219 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 165 secs. Pages in use: 298
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-15: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 170/300 307/2000 Szymanski-PT-a06-LTLFireability-14 47210878 m, 282330 m/sec, 144155602 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 170 secs. Pages in use: 307
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-15: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 175/300 316/2000 Szymanski-PT-a06-LTLFireability-14 48593395 m, 276503 m/sec, 148298942 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 175 secs. Pages in use: 316
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-15: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 180/300 325/2000 Szymanski-PT-a06-LTLFireability-14 49982196 m, 277760 m/sec, 152466293 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 180 secs. Pages in use: 325
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-15: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 185/300 334/2000 Szymanski-PT-a06-LTLFireability-14 51357535 m, 275067 m/sec, 156606916 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 185 secs. Pages in use: 334
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-15: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 190/300 343/2000 Szymanski-PT-a06-LTLFireability-14 52745838 m, 277660 m/sec, 160784508 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 190 secs. Pages in use: 343
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-15: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 195/300 352/2000 Szymanski-PT-a06-LTLFireability-14 54136293 m, 278091 m/sec, 164964629 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 195 secs. Pages in use: 352
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-15: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 200/300 361/2000 Szymanski-PT-a06-LTLFireability-14 55505027 m, 273746 m/sec, 169094635 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 200 secs. Pages in use: 361
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-15: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 205/300 369/2000 Szymanski-PT-a06-LTLFireability-14 56873601 m, 273714 m/sec, 173232194 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 205 secs. Pages in use: 369
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-15: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 210/300 378/2000 Szymanski-PT-a06-LTLFireability-14 58234136 m, 272107 m/sec, 177358567 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 210 secs. Pages in use: 378
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-15: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 215/300 387/2000 Szymanski-PT-a06-LTLFireability-14 59602331 m, 273639 m/sec, 181502875 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 215 secs. Pages in use: 387
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-15: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 220/300 396/2000 Szymanski-PT-a06-LTLFireability-14 60965209 m, 272575 m/sec, 185631591 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 220 secs. Pages in use: 396
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-15: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 225/300 405/2000 Szymanski-PT-a06-LTLFireability-14 62303869 m, 267732 m/sec, 189717023 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 225 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-15: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 230/300 413/2000 Szymanski-PT-a06-LTLFireability-14 63648673 m, 268960 m/sec, 193814588 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 230 secs. Pages in use: 413
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-15: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 235/300 422/2000 Szymanski-PT-a06-LTLFireability-14 64982171 m, 266699 m/sec, 197891270 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 235 secs. Pages in use: 422
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-15: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 240/300 431/2000 Szymanski-PT-a06-LTLFireability-14 66319923 m, 267550 m/sec, 201982300 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 240 secs. Pages in use: 431
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-15: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 245/300 439/2000 Szymanski-PT-a06-LTLFireability-14 67648169 m, 265649 m/sec, 206056699 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 245 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-15: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 250/300 448/2000 Szymanski-PT-a06-LTLFireability-14 68973137 m, 264993 m/sec, 210117143 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 250 secs. Pages in use: 448
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-15: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 255/300 456/2000 Szymanski-PT-a06-LTLFireability-14 70290677 m, 263508 m/sec, 214164532 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 255 secs. Pages in use: 456
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-15: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 260/300 465/2000 Szymanski-PT-a06-LTLFireability-14 71601074 m, 262079 m/sec, 218193636 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 260 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-15: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 265/300 473/2000 Szymanski-PT-a06-LTLFireability-14 72896580 m, 259101 m/sec, 222189135 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 265 secs. Pages in use: 473
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-15: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 270/300 482/2000 Szymanski-PT-a06-LTLFireability-14 74197645 m, 260213 m/sec, 226198347 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 270 secs. Pages in use: 482
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-15: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 275/300 490/2000 Szymanski-PT-a06-LTLFireability-14 75490558 m, 258582 m/sec, 230193150 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 275 secs. Pages in use: 490
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-15: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 280/300 498/2000 Szymanski-PT-a06-LTLFireability-14 76770698 m, 256028 m/sec, 234160957 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 280 secs. Pages in use: 498
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-15: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 285/300 507/2000 Szymanski-PT-a06-LTLFireability-14 78065887 m, 259037 m/sec, 238159042 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 285 secs. Pages in use: 507
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-15: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 290/300 515/2000 Szymanski-PT-a06-LTLFireability-14 79359456 m, 258713 m/sec, 242147762 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 290 secs. Pages in use: 515
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSzymanski-PT-a06-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Szymanski-PT-a06-LTLFireability-15: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 295/300 524/2000 Szymanski-PT-a06-LTLFireability-14 80634051 m, 254919 m/sec, 246091920 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 295 secs. Pages in use: 524
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
/home/mcc/BenchKit/BenchKit_head.sh: line 23: 409 Killed $BK_TOOL --conf=/home/mcc/BenchKit/bin/myconf --formula=$BK_EXAMINATION.xml $LOLA_TIMELIMIT $LOLA_MEMLIMIT model.pnml
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="Szymanski-PT-a06"
export BK_EXAMINATION="LTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is Szymanski-PT-a06, examination is LTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r401-tall-171690535300828"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/Szymanski-PT-a06.tgz
mv Szymanski-PT-a06 execution
cd execution
if [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "UpperBounds" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] || [ "LTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;