About the Execution of LoLA for StigmergyElection-PT-07b
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 0.000 | 229900.00 | 0.00 | 0.00 | ?????????F?F??TF | normal |
Execution Chart
Sorry, for this execution, no execution chart could be reported.
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r401-tall-171690534200340.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
..........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is StigmergyElection-PT-07b, examination is LTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r401-tall-171690534200340
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 3.8M
-rw-r--r-- 1 mcc users 6.0K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 59K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.0K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 43K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 3.9K Apr 23 08:00 LTLCardinality.txt
-rw-r--r-- 1 mcc users 26K Apr 23 08:00 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.2K May 19 07:34 LTLFireability.txt
-rw-r--r-- 1 mcc users 16K May 19 19:24 LTLFireability.xml
-rw-r--r-- 1 mcc users 10K Apr 11 18:42 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 105K Apr 11 18:42 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 7.0K Apr 11 18:41 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 54K Apr 11 18:41 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.7K Apr 23 08:00 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.8K Apr 23 08:00 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:43 equiv_col
-rw-r--r-- 1 mcc users 4 May 18 16:43 instance
-rw-r--r-- 1 mcc users 6 May 18 16:43 iscolored
-rw-r--r-- 1 mcc users 3.4M May 18 16:43 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME StigmergyElection-PT-07b-LTLFireability-00
FORMULA_NAME StigmergyElection-PT-07b-LTLFireability-01
FORMULA_NAME StigmergyElection-PT-07b-LTLFireability-02
FORMULA_NAME StigmergyElection-PT-07b-LTLFireability-03
FORMULA_NAME StigmergyElection-PT-07b-LTLFireability-04
FORMULA_NAME StigmergyElection-PT-07b-LTLFireability-05
FORMULA_NAME StigmergyElection-PT-07b-LTLFireability-06
FORMULA_NAME StigmergyElection-PT-07b-LTLFireability-07
FORMULA_NAME StigmergyElection-PT-07b-LTLFireability-08
FORMULA_NAME StigmergyElection-PT-07b-LTLFireability-09
FORMULA_NAME StigmergyElection-PT-07b-LTLFireability-10
FORMULA_NAME StigmergyElection-PT-07b-LTLFireability-11
FORMULA_NAME StigmergyElection-PT-07b-LTLFireability-12
FORMULA_NAME StigmergyElection-PT-07b-LTLFireability-13
FORMULA_NAME StigmergyElection-PT-07b-LTLFireability-14
FORMULA_NAME StigmergyElection-PT-07b-LTLFireability-15
=== Now, execution of the tool begins
BK_START 1717114996159
FORMULA StigmergyElection-PT-07b-LTLFireability-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA StigmergyElection-PT-07b-LTLFireability-14 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA StigmergyElection-PT-07b-LTLFireability-11 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA StigmergyElection-PT-07b-LTLFireability-09 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1717115226059
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLFireability.xml[0m
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-08: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-09: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-10: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-11: F 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-15: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 5 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-08: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-09: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-10: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-11: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-15: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 10 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-08: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-09: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-10: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-11: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-15: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 15 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-08: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-09: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-10: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-11: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-15: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 20 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 56 (type EXCL) for 53 StigmergyElection-PT-07b-LTLFireability-15
[[35mlola[0m][I] time limit : 162 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 56 (type EXCL) for StigmergyElection-PT-07b-LTLFireability-15
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 20
[[35mlola[0m][I] fired transitions : 20
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 51 (type EXCL) for 50 StigmergyElection-PT-07b-LTLFireability-14
[[35mlola[0m][I] time limit : 198 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 51 (type EXCL) for StigmergyElection-PT-07b-LTLFireability-14
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 61 (type EXCL) for 41 StigmergyElection-PT-07b-LTLFireability-11
[[35mlola[0m][I] time limit : 210 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 64 (type EQUN) for 41 StigmergyElection-PT-07b-LTLFireability-11
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 61 (type EXCL) for StigmergyElection-PT-07b-LTLFireability-11
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 20
[[35mlola[0m][I] fired transitions : 19
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 64 (type EQUN) for StigmergyElection-PT-07b-LTLFireability-11 (obsolete)
[[35mlola[0m][I] LAUNCH task # 39 (type EXCL) for 34 StigmergyElection-PT-07b-LTLFireability-10
[[35mlola[0m][I] time limit : 223 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 64 (type EQUN) for StigmergyElection-PT-07b-LTLFireability-11
[[35mlola[0m][I] result : true
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-07b-LTLFireability-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-07b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-07b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-04: LTL 0 1 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-08: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-09: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-10: CONJ 0 0 1 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 2/223 1/2000 StigmergyElection-PT-07b-LTLFireability-10 7714 m, 1542 m/sec, 12397 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 25 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[*** LOG ERROR #0001 ***] [2024-05-31 00:23:43] [status_logger] string pointer is null
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-07b-LTLFireability-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-07b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-07b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-09: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-10: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 7/238 1/2000 StigmergyElection-PT-07b-LTLFireability-10 44902 m, 7437 m/sec, 73798 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 30 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-07b-LTLFireability-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-07b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-07b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-09: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-10: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 12/238 1/2000 StigmergyElection-PT-07b-LTLFireability-10 84237 m, 7867 m/sec, 155265 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 35 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-07b-LTLFireability-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-07b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-07b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-09: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-10: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 17/238 1/2000 StigmergyElection-PT-07b-LTLFireability-10 122107 m, 7574 m/sec, 233551 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 40 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-07b-LTLFireability-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-07b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-07b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-09: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-10: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 22/238 2/2000 StigmergyElection-PT-07b-LTLFireability-10 170623 m, 9703 m/sec, 325700 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 45 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-07b-LTLFireability-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-07b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-07b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-09: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-10: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 27/238 2/2000 StigmergyElection-PT-07b-LTLFireability-10 202187 m, 6312 m/sec, 397848 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 50 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 66 (type FNDP) for 31 StigmergyElection-PT-07b-LTLFireability-09
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 67 (type EQUN) for 31 StigmergyElection-PT-07b-LTLFireability-09
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 66 (type FNDP) for StigmergyElection-PT-07b-LTLFireability-09
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][W] CANCELED task # 67 (type EQUN) for StigmergyElection-PT-07b-LTLFireability-09 (obsolete)
[[35mlola[0m][I] FINISHED task # 67 (type EQUN) for StigmergyElection-PT-07b-LTLFireability-09
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-07b-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-07b-LTLFireability-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-07b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-07b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-10: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 32/255 2/2000 StigmergyElection-PT-07b-LTLFireability-10 257082 m, 10979 m/sec, 496649 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 55 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-07b-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-07b-LTLFireability-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-07b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-07b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-10: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 37/255 2/2000 StigmergyElection-PT-07b-LTLFireability-10 282796 m, 5142 m/sec, 562333 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 60 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-07b-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-07b-LTLFireability-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-07b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-07b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-10: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 42/255 3/2000 StigmergyElection-PT-07b-LTLFireability-10 343374 m, 12115 m/sec, 666430 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 65 secs. Pages in use: 3
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-07b-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-07b-LTLFireability-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-07b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-07b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-10: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 47/255 3/2000 StigmergyElection-PT-07b-LTLFireability-10 362058 m, 3736 m/sec, 724643 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 70 secs. Pages in use: 3
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-07b-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-07b-LTLFireability-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-07b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-07b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-10: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 52/255 3/2000 StigmergyElection-PT-07b-LTLFireability-10 428221 m, 13232 m/sec, 834674 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 75 secs. Pages in use: 3
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-07b-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-07b-LTLFireability-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-07b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-07b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-10: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 57/255 3/2000 StigmergyElection-PT-07b-LTLFireability-10 441257 m, 2607 m/sec, 887399 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 80 secs. Pages in use: 3
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-07b-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-07b-LTLFireability-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-07b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-07b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-10: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 62/255 4/2000 StigmergyElection-PT-07b-LTLFireability-10 510046 m, 13757 m/sec, 1003132 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 85 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-07b-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-07b-LTLFireability-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-07b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-07b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-10: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 67/255 4/2000 StigmergyElection-PT-07b-LTLFireability-10 536347 m, 5260 m/sec, 1121853 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 90 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-07b-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-07b-LTLFireability-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-07b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-07b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-10: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 72/255 4/2000 StigmergyElection-PT-07b-LTLFireability-10 559565 m, 4643 m/sec, 1260565 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 95 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-07b-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-07b-LTLFireability-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-07b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-07b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-10: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 77/255 4/2000 StigmergyElection-PT-07b-LTLFireability-10 581605 m, 4408 m/sec, 1398152 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 100 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-07b-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-07b-LTLFireability-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-07b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-07b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-10: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 82/255 5/2000 StigmergyElection-PT-07b-LTLFireability-10 608085 m, 5296 m/sec, 1511100 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 105 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-07b-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-07b-LTLFireability-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-07b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-07b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-10: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 87/255 5/2000 StigmergyElection-PT-07b-LTLFireability-10 630548 m, 4492 m/sec, 1646475 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 110 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-07b-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-07b-LTLFireability-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-07b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-07b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-10: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 92/255 5/2000 StigmergyElection-PT-07b-LTLFireability-10 653855 m, 4661 m/sec, 1789509 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 115 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-07b-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-07b-LTLFireability-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-07b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-07b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-10: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 97/255 5/2000 StigmergyElection-PT-07b-LTLFireability-10 679852 m, 5199 m/sec, 1925165 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 120 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-07b-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-07b-LTLFireability-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-07b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-07b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-10: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 102/255 5/2000 StigmergyElection-PT-07b-LTLFireability-10 705506 m, 5130 m/sec, 2059560 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 125 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-07b-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-07b-LTLFireability-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-07b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-07b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-10: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 107/255 5/2000 StigmergyElection-PT-07b-LTLFireability-10 731596 m, 5218 m/sec, 2185737 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 130 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-07b-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-07b-LTLFireability-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-07b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-07b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-10: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 112/255 5/2000 StigmergyElection-PT-07b-LTLFireability-10 758117 m, 5304 m/sec, 2312800 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 135 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-07b-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-07b-LTLFireability-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-07b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-07b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-10: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 117/255 6/2000 StigmergyElection-PT-07b-LTLFireability-10 784118 m, 5200 m/sec, 2449483 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 140 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-07b-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-07b-LTLFireability-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-07b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-07b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-10: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 122/255 6/2000 StigmergyElection-PT-07b-LTLFireability-10 810221 m, 5220 m/sec, 2585443 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 145 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-07b-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-07b-LTLFireability-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-07b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-07b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-10: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 127/255 6/2000 StigmergyElection-PT-07b-LTLFireability-10 833598 m, 4675 m/sec, 2759790 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 150 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-07b-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-07b-LTLFireability-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-07b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-07b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-10: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 132/255 6/2000 StigmergyElection-PT-07b-LTLFireability-10 852709 m, 3822 m/sec, 2985671 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 155 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-07b-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-07b-LTLFireability-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-07b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-07b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-10: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 137/255 6/2000 StigmergyElection-PT-07b-LTLFireability-10 875402 m, 4538 m/sec, 3143375 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 160 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-07b-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-07b-LTLFireability-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-07b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-07b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-10: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 142/255 6/2000 StigmergyElection-PT-07b-LTLFireability-10 898092 m, 4538 m/sec, 3283950 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 165 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-07b-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-07b-LTLFireability-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-07b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-07b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-10: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 147/255 7/2000 StigmergyElection-PT-07b-LTLFireability-10 922072 m, 4796 m/sec, 3437280 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 170 secs. Pages in use: 7
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-07b-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-07b-LTLFireability-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-07b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-07b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-10: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 152/255 7/2000 StigmergyElection-PT-07b-LTLFireability-10 945029 m, 4591 m/sec, 3590283 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 175 secs. Pages in use: 7
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-07b-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-07b-LTLFireability-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-07b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-07b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-10: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 157/255 7/2000 StigmergyElection-PT-07b-LTLFireability-10 967558 m, 4505 m/sec, 3735086 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 180 secs. Pages in use: 7
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-07b-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-07b-LTLFireability-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-07b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-07b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-10: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 162/255 7/2000 StigmergyElection-PT-07b-LTLFireability-10 991122 m, 4712 m/sec, 3880714 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 185 secs. Pages in use: 7
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-07b-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-07b-LTLFireability-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-07b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-07b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-10: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 167/255 7/2000 StigmergyElection-PT-07b-LTLFireability-10 1013648 m, 4505 m/sec, 4030868 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 190 secs. Pages in use: 7
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-07b-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-07b-LTLFireability-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-07b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-07b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-10: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 172/255 7/2000 StigmergyElection-PT-07b-LTLFireability-10 1036104 m, 4491 m/sec, 4170814 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 195 secs. Pages in use: 7
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-07b-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-07b-LTLFireability-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-07b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-07b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-10: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 177/255 7/2000 StigmergyElection-PT-07b-LTLFireability-10 1058137 m, 4406 m/sec, 4305961 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 200 secs. Pages in use: 7
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-07b-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-07b-LTLFireability-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-07b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-07b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-10: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 182/255 8/2000 StigmergyElection-PT-07b-LTLFireability-10 1080550 m, 4482 m/sec, 4432268 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 205 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-07b-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-07b-LTLFireability-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-07b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-07b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-10: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 187/255 8/2000 StigmergyElection-PT-07b-LTLFireability-10 1102888 m, 4467 m/sec, 4565861 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 210 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-07b-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-07b-LTLFireability-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-07b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-07b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-10: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 192/255 8/2000 StigmergyElection-PT-07b-LTLFireability-10 1124993 m, 4421 m/sec, 4706802 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 215 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-07b-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-07b-LTLFireability-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-07b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-07b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-10: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 197/255 8/2000 StigmergyElection-PT-07b-LTLFireability-10 1147030 m, 4407 m/sec, 4842705 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 220 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-07b-LTLFireability-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-07b-LTLFireability-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-07b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-07b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-10: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-07b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 202/255 8/2000 StigmergyElection-PT-07b-LTLFireability-10 1169826 m, 4559 m/sec, 4961714 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 225 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
/home/mcc/BenchKit/BenchKit_head.sh: line 23: 406 Killed $BK_TOOL --conf=/home/mcc/BenchKit/bin/myconf --formula=$BK_EXAMINATION.xml $LOLA_TIMELIMIT $LOLA_MEMLIMIT model.pnml
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="StigmergyElection-PT-07b"
export BK_EXAMINATION="LTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is StigmergyElection-PT-07b, examination is LTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r401-tall-171690534200340"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/StigmergyElection-PT-07b.tgz
mv StigmergyElection-PT-07b execution
cd execution
if [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "UpperBounds" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] || [ "LTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;