About the Execution of LoLA for StigmergyElection-PT-06b
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 16208.731 | 1125116.00 | 1807235.00 | 3798.80 | ????????FF?????? | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r401-tall-171690534100324.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
..................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is StigmergyElection-PT-06b, examination is LTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r401-tall-171690534100324
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 1.6M
-rw-r--r-- 1 mcc users 6.2K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 64K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 6.0K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 56K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 3.8K Apr 23 08:00 LTLCardinality.txt
-rw-r--r-- 1 mcc users 27K Apr 23 08:00 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.3K Apr 23 08:00 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K Apr 23 08:00 LTLFireability.xml
-rw-r--r-- 1 mcc users 14K Apr 11 18:44 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 155K Apr 11 18:44 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 8.4K Apr 11 18:44 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 71K Apr 11 18:44 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.7K Apr 23 08:00 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.8K Apr 23 08:00 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:43 equiv_col
-rw-r--r-- 1 mcc users 4 May 18 16:43 instance
-rw-r--r-- 1 mcc users 6 May 18 16:43 iscolored
-rw-r--r-- 1 mcc users 1.2M May 18 16:43 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME StigmergyElection-PT-06b-LTLFireability-00
FORMULA_NAME StigmergyElection-PT-06b-LTLFireability-01
FORMULA_NAME StigmergyElection-PT-06b-LTLFireability-02
FORMULA_NAME StigmergyElection-PT-06b-LTLFireability-03
FORMULA_NAME StigmergyElection-PT-06b-LTLFireability-04
FORMULA_NAME StigmergyElection-PT-06b-LTLFireability-05
FORMULA_NAME StigmergyElection-PT-06b-LTLFireability-06
FORMULA_NAME StigmergyElection-PT-06b-LTLFireability-07
FORMULA_NAME StigmergyElection-PT-06b-LTLFireability-08
FORMULA_NAME StigmergyElection-PT-06b-LTLFireability-09
FORMULA_NAME StigmergyElection-PT-06b-LTLFireability-10
FORMULA_NAME StigmergyElection-PT-06b-LTLFireability-11
FORMULA_NAME StigmergyElection-PT-06b-LTLFireability-12
FORMULA_NAME StigmergyElection-PT-06b-LTLFireability-13
FORMULA_NAME StigmergyElection-PT-06b-LTLFireability-14
FORMULA_NAME StigmergyElection-PT-06b-LTLFireability-15
=== Now, execution of the tool begins
BK_START 1717113642124
FORMULA StigmergyElection-PT-06b-LTLFireability-09 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA StigmergyElection-PT-06b-LTLFireability-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1717114767240
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLFireability.xml[0m
[[35mlola[0m][I] LAUNCH task # 36 (type CNST) for 35 StigmergyElection-PT-06b-LTLFireability-09
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 36 (type CNST) for StigmergyElection-PT-06b-LTLFireability-09
[[35mlola[0m][I] result : false
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] LAUNCH task # 57 (type EXCL) for 10 StigmergyElection-PT-06b-LTLFireability-02
[[35mlola[0m][I] time limit : 211 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 60 (type EQUN) for 10 StigmergyElection-PT-06b-LTLFireability-02
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 60 (type EQUN) for StigmergyElection-PT-06b-LTLFireability-02
[[35mlola[0m][I] result : true
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-02: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-08: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 EG EXCL 3/211 1/2000 StigmergyElection-PT-06b-LTLFireability-02 31226 m, 6245 m/sec, 111857 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 5 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 62 (type FNDP) for 32 StigmergyElection-PT-06b-LTLFireability-08
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 63 (type EQUN) for 32 StigmergyElection-PT-06b-LTLFireability-08
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 62 (type FNDP) for StigmergyElection-PT-06b-LTLFireability-08
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][W] CANCELED task # 63 (type EQUN) for StigmergyElection-PT-06b-LTLFireability-08 (obsolete)
[[35mlola[0m][I] FINISHED task # 63 (type EQUN) for StigmergyElection-PT-06b-LTLFireability-08
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-02: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 EG EXCL 8/224 1/2000 StigmergyElection-PT-06b-LTLFireability-02 117974 m, 17349 m/sec, 458845 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 10 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-02: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 EG EXCL 13/224 1/2000 StigmergyElection-PT-06b-LTLFireability-02 170129 m, 10431 m/sec, 798261 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 15 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 57 (type EXCL) for StigmergyElection-PT-06b-LTLFireability-02
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 177178
[[35mlola[0m][I] fired transitions : 839870
[[35mlola[0m][I] time used : 14
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 54 (type EXCL) for 53 StigmergyElection-PT-06b-LTLFireability-15
[[35mlola[0m][I] time limit : 238 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 54 (type EXCL) for StigmergyElection-PT-06b-LTLFireability-15
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 2
[[35mlola[0m][I] fired transitions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 51 (type EXCL) for 50 StigmergyElection-PT-06b-LTLFireability-14
[[35mlola[0m][I] time limit : 256 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 51 (type EXCL) for StigmergyElection-PT-06b-LTLFireability-14
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 48 (type EXCL) for 47 StigmergyElection-PT-06b-LTLFireability-13
[[35mlola[0m][I] time limit : 275 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 48 (type EXCL) for StigmergyElection-PT-06b-LTLFireability-13
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 223
[[35mlola[0m][I] fired transitions : 224
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 45 (type EXCL) for 44 StigmergyElection-PT-06b-LTLFireability-12
[[35mlola[0m][I] time limit : 298 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 45 (type EXCL) for StigmergyElection-PT-06b-LTLFireability-12
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 214
[[35mlola[0m][I] fired transitions : 214
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 42 (type EXCL) for 41 StigmergyElection-PT-06b-LTLFireability-11
[[35mlola[0m][I] time limit : 325 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 42 (type EXCL) for StigmergyElection-PT-06b-LTLFireability-11
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 2
[[35mlola[0m][I] fired transitions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 39 (type EXCL) for 38 StigmergyElection-PT-06b-LTLFireability-10
[[35mlola[0m][I] time limit : 358 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 39 (type EXCL) for StigmergyElection-PT-06b-LTLFireability-10
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 214
[[35mlola[0m][I] fired transitions : 214
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 30 (type EXCL) for 29 StigmergyElection-PT-06b-LTLFireability-07
[[35mlola[0m][I] time limit : 398 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 4/398 3/2000 StigmergyElection-PT-06b-LTLFireability-07 366976 m, 73395 m/sec, 1373426 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 20 secs. Pages in use: 3
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 9/398 6/2000 StigmergyElection-PT-06b-LTLFireability-07 776936 m, 81992 m/sec, 3008138 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 25 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 14/398 10/2000 StigmergyElection-PT-06b-LTLFireability-07 1203462 m, 85305 m/sec, 4627678 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 30 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 19/398 13/2000 StigmergyElection-PT-06b-LTLFireability-07 1608281 m, 80963 m/sec, 6242831 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 35 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 24/398 16/2000 StigmergyElection-PT-06b-LTLFireability-07 2029086 m, 84161 m/sec, 7838364 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 40 secs. Pages in use: 16
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 29/398 19/2000 StigmergyElection-PT-06b-LTLFireability-07 2447476 m, 83678 m/sec, 9433467 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 45 secs. Pages in use: 19
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 34/398 22/2000 StigmergyElection-PT-06b-LTLFireability-07 2846031 m, 79711 m/sec, 11018325 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 50 secs. Pages in use: 22
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 39/398 25/2000 StigmergyElection-PT-06b-LTLFireability-07 3264427 m, 83679 m/sec, 12611488 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 55 secs. Pages in use: 25
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 44/398 28/2000 StigmergyElection-PT-06b-LTLFireability-07 3662546 m, 79623 m/sec, 14195207 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 60 secs. Pages in use: 28
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 49/398 31/2000 StigmergyElection-PT-06b-LTLFireability-07 4075177 m, 82526 m/sec, 15759895 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 65 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 54/398 33/2000 StigmergyElection-PT-06b-LTLFireability-07 4375111 m, 59986 m/sec, 17371850 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 70 secs. Pages in use: 33
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 59/398 36/2000 StigmergyElection-PT-06b-LTLFireability-07 4777366 m, 80451 m/sec, 18993603 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 75 secs. Pages in use: 36
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 64/398 39/2000 StigmergyElection-PT-06b-LTLFireability-07 5120181 m, 68563 m/sec, 20438437 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 80 secs. Pages in use: 39
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 69/398 42/2000 StigmergyElection-PT-06b-LTLFireability-07 5507536 m, 77471 m/sec, 22059625 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 85 secs. Pages in use: 42
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 74/398 45/2000 StigmergyElection-PT-06b-LTLFireability-07 5897116 m, 77916 m/sec, 23692675 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 90 secs. Pages in use: 45
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 79/398 48/2000 StigmergyElection-PT-06b-LTLFireability-07 6272663 m, 75109 m/sec, 25312092 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 95 secs. Pages in use: 48
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 84/398 50/2000 StigmergyElection-PT-06b-LTLFireability-07 6599210 m, 65309 m/sec, 26942121 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 100 secs. Pages in use: 50
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 89/398 52/2000 StigmergyElection-PT-06b-LTLFireability-07 6923744 m, 64906 m/sec, 28563083 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 105 secs. Pages in use: 52
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 94/398 55/2000 StigmergyElection-PT-06b-LTLFireability-07 7262678 m, 67786 m/sec, 30171186 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 110 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 99/398 57/2000 StigmergyElection-PT-06b-LTLFireability-07 7584717 m, 64407 m/sec, 31778654 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 115 secs. Pages in use: 57
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 104/398 60/2000 StigmergyElection-PT-06b-LTLFireability-07 7908377 m, 64732 m/sec, 33373907 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 120 secs. Pages in use: 60
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 109/398 62/2000 StigmergyElection-PT-06b-LTLFireability-07 8253516 m, 69027 m/sec, 34951486 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 125 secs. Pages in use: 62
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 114/398 65/2000 StigmergyElection-PT-06b-LTLFireability-07 8571543 m, 63605 m/sec, 36540389 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 130 secs. Pages in use: 65
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 119/398 67/2000 StigmergyElection-PT-06b-LTLFireability-07 8886818 m, 63055 m/sec, 38114824 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 135 secs. Pages in use: 67
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 124/398 70/2000 StigmergyElection-PT-06b-LTLFireability-07 9215621 m, 65760 m/sec, 39674618 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 140 secs. Pages in use: 70
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 129/398 72/2000 StigmergyElection-PT-06b-LTLFireability-07 9528810 m, 62637 m/sec, 41240307 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 145 secs. Pages in use: 72
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 134/398 74/2000 StigmergyElection-PT-06b-LTLFireability-07 9839490 m, 62136 m/sec, 42787246 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 150 secs. Pages in use: 74
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 139/398 77/2000 StigmergyElection-PT-06b-LTLFireability-07 10163277 m, 64757 m/sec, 44321198 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 155 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 144/398 78/2000 StigmergyElection-PT-06b-LTLFireability-07 10397695 m, 46883 m/sec, 45897773 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 160 secs. Pages in use: 78
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 149/398 81/2000 StigmergyElection-PT-06b-LTLFireability-07 10725081 m, 65477 m/sec, 47538366 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 165 secs. Pages in use: 81
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 154/398 83/2000 StigmergyElection-PT-06b-LTLFireability-07 11025974 m, 60178 m/sec, 49067552 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 170 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 159/398 85/2000 StigmergyElection-PT-06b-LTLFireability-07 11301483 m, 55101 m/sec, 50536629 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 175 secs. Pages in use: 85
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 164/398 88/2000 StigmergyElection-PT-06b-LTLFireability-07 11614321 m, 62567 m/sec, 52166972 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 180 secs. Pages in use: 88
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 169/398 90/2000 StigmergyElection-PT-06b-LTLFireability-07 11931331 m, 63402 m/sec, 53802649 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 185 secs. Pages in use: 90
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 174/398 92/2000 StigmergyElection-PT-06b-LTLFireability-07 12270272 m, 67788 m/sec, 55421948 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 190 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 179/398 95/2000 StigmergyElection-PT-06b-LTLFireability-07 12594207 m, 64787 m/sec, 57040888 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 195 secs. Pages in use: 95
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 184/398 97/2000 StigmergyElection-PT-06b-LTLFireability-07 12917674 m, 64693 m/sec, 58654855 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 200 secs. Pages in use: 97
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 189/398 100/2000 StigmergyElection-PT-06b-LTLFireability-07 13254648 m, 67394 m/sec, 60253196 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 205 secs. Pages in use: 100
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 194/398 102/2000 StigmergyElection-PT-06b-LTLFireability-07 13574991 m, 64068 m/sec, 61853432 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 210 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 199/398 105/2000 StigmergyElection-PT-06b-LTLFireability-07 13890325 m, 63066 m/sec, 63428798 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 215 secs. Pages in use: 105
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 204/398 107/2000 StigmergyElection-PT-06b-LTLFireability-07 14224852 m, 66905 m/sec, 65001536 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 220 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 209/398 110/2000 StigmergyElection-PT-06b-LTLFireability-07 14552978 m, 65625 m/sec, 66572137 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 225 secs. Pages in use: 110
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 214/398 112/2000 StigmergyElection-PT-06b-LTLFireability-07 14868341 m, 63072 m/sec, 68147248 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 230 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 219/398 114/2000 StigmergyElection-PT-06b-LTLFireability-07 15199861 m, 66304 m/sec, 69719101 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 235 secs. Pages in use: 114
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 224/398 117/2000 StigmergyElection-PT-06b-LTLFireability-07 15514713 m, 62970 m/sec, 71291628 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 240 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 229/398 119/2000 StigmergyElection-PT-06b-LTLFireability-07 15825704 m, 62198 m/sec, 72835069 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 245 secs. Pages in use: 119
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 234/398 121/2000 StigmergyElection-PT-06b-LTLFireability-07 16148192 m, 64497 m/sec, 74363820 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 250 secs. Pages in use: 121
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 239/398 123/2000 StigmergyElection-PT-06b-LTLFireability-07 16404468 m, 51255 m/sec, 75910026 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 255 secs. Pages in use: 123
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 244/398 126/2000 StigmergyElection-PT-06b-LTLFireability-07 16701998 m, 59506 m/sec, 77541373 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 260 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 249/398 128/2000 StigmergyElection-PT-06b-LTLFireability-07 17016693 m, 62939 m/sec, 79127890 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 265 secs. Pages in use: 128
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 254/398 130/2000 StigmergyElection-PT-06b-LTLFireability-07 17284601 m, 53581 m/sec, 80545928 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 270 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 259/398 132/2000 StigmergyElection-PT-06b-LTLFireability-07 17593482 m, 61776 m/sec, 82156602 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 275 secs. Pages in use: 132
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 264/398 135/2000 StigmergyElection-PT-06b-LTLFireability-07 17904617 m, 62227 m/sec, 83794171 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 280 secs. Pages in use: 135
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 269/398 137/2000 StigmergyElection-PT-06b-LTLFireability-07 18227148 m, 64506 m/sec, 85421770 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 285 secs. Pages in use: 137
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 274/398 140/2000 StigmergyElection-PT-06b-LTLFireability-07 18571396 m, 68849 m/sec, 87051508 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 290 secs. Pages in use: 140
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 279/398 142/2000 StigmergyElection-PT-06b-LTLFireability-07 18896288 m, 64978 m/sec, 88671826 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 295 secs. Pages in use: 142
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 284/398 145/2000 StigmergyElection-PT-06b-LTLFireability-07 19237762 m, 68294 m/sec, 90293141 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 300 secs. Pages in use: 145
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 289/398 147/2000 StigmergyElection-PT-06b-LTLFireability-07 19561236 m, 64694 m/sec, 91909274 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 305 secs. Pages in use: 147
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 294/398 149/2000 StigmergyElection-PT-06b-LTLFireability-07 19881446 m, 64042 m/sec, 93506748 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 310 secs. Pages in use: 149
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 299/398 152/2000 StigmergyElection-PT-06b-LTLFireability-07 20215538 m, 66818 m/sec, 95091776 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 315 secs. Pages in use: 152
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 304/398 154/2000 StigmergyElection-PT-06b-LTLFireability-07 20546807 m, 66253 m/sec, 96664124 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 320 secs. Pages in use: 154
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 309/398 157/2000 StigmergyElection-PT-06b-LTLFireability-07 20862687 m, 63176 m/sec, 98241847 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 325 secs. Pages in use: 157
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 314/398 159/2000 StigmergyElection-PT-06b-LTLFireability-07 21177499 m, 62962 m/sec, 99809494 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 330 secs. Pages in use: 159
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 319/398 162/2000 StigmergyElection-PT-06b-LTLFireability-07 21504959 m, 65492 m/sec, 101362858 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 335 secs. Pages in use: 162
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 324/398 164/2000 StigmergyElection-PT-06b-LTLFireability-07 21817137 m, 62435 m/sec, 102915558 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 340 secs. Pages in use: 164
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 329/398 166/2000 StigmergyElection-PT-06b-LTLFireability-07 22134887 m, 63550 m/sec, 104464334 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 345 secs. Pages in use: 166
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 334/398 169/2000 StigmergyElection-PT-06b-LTLFireability-07 22445102 m, 62043 m/sec, 106011433 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 350 secs. Pages in use: 169
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 339/398 171/2000 StigmergyElection-PT-06b-LTLFireability-07 22694590 m, 49897 m/sec, 107627616 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 355 secs. Pages in use: 171
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 344/398 173/2000 StigmergyElection-PT-06b-LTLFireability-07 23016932 m, 64468 m/sec, 109254359 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 360 secs. Pages in use: 173
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 349/398 175/2000 StigmergyElection-PT-06b-LTLFireability-07 23299909 m, 56595 m/sec, 110691425 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 365 secs. Pages in use: 175
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 354/398 177/2000 StigmergyElection-PT-06b-LTLFireability-07 23587933 m, 57604 m/sec, 112251009 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 370 secs. Pages in use: 177
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 359/398 180/2000 StigmergyElection-PT-06b-LTLFireability-07 23899778 m, 62369 m/sec, 113892164 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 375 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 364/398 182/2000 StigmergyElection-PT-06b-LTLFireability-07 24217223 m, 63489 m/sec, 115541405 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 380 secs. Pages in use: 182
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 369/398 185/2000 StigmergyElection-PT-06b-LTLFireability-07 24567573 m, 70070 m/sec, 117154209 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 385 secs. Pages in use: 185
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 374/398 187/2000 StigmergyElection-PT-06b-LTLFireability-07 24891890 m, 64863 m/sec, 118772024 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 390 secs. Pages in use: 187
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 379/398 189/2000 StigmergyElection-PT-06b-LTLFireability-07 25213141 m, 64250 m/sec, 120376570 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 395 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 384/398 192/2000 StigmergyElection-PT-06b-LTLFireability-07 25548657 m, 67103 m/sec, 121969336 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 400 secs. Pages in use: 192
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 389/398 194/2000 StigmergyElection-PT-06b-LTLFireability-07 25866746 m, 63617 m/sec, 123555948 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 405 secs. Pages in use: 194
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 394/398 197/2000 StigmergyElection-PT-06b-LTLFireability-07 26195206 m, 65692 m/sec, 125120741 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 410 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 30 (type EXCL) for StigmergyElection-PT-06b-LTLFireability-07 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-07: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 415 secs. Pages in use: 199
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 27 (type EXCL) for 26 StigmergyElection-PT-06b-LTLFireability-06
[[35mlola[0m][I] time limit : 398 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 30 (type EXCL) for 29 StigmergyElection-PT-06b-LTLFireability-07
[[35mlola[0m][I] time limit : 3185 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 27 (type EXCL) for StigmergyElection-PT-06b-LTLFireability-06
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 214
[[35mlola[0m][I] fired transitions : 214
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 5/398 4/5 StigmergyElection-PT-06b-LTLFireability-07 429999 m, -5153041 m/sec, 1627976 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 420 secs. Pages in use: 206
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 30 (type EXCL) for StigmergyElection-PT-06b-LTLFireability-07 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 425 secs. Pages in use: 208
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 24 (type EXCL) for 23 StigmergyElection-PT-06b-LTLFireability-05
[[35mlola[0m][I] time limit : 453 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 24 (type EXCL) for StigmergyElection-PT-06b-LTLFireability-05
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 3
[[35mlola[0m][I] fired transitions : 2
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 21 (type EXCL) for 20 StigmergyElection-PT-06b-LTLFireability-04
[[35mlola[0m][I] time limit : 529 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 5/529 6/2000 StigmergyElection-PT-06b-LTLFireability-04 474281 m, 94856 m/sec, 1004539 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 430 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 10/529 10/2000 StigmergyElection-PT-06b-LTLFireability-04 858371 m, 76818 m/sec, 1951859 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 435 secs. Pages in use: 219
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 15/529 14/2000 StigmergyElection-PT-06b-LTLFireability-04 1227772 m, 73880 m/sec, 2862560 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 440 secs. Pages in use: 225
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 20/529 17/2000 StigmergyElection-PT-06b-LTLFireability-04 1570987 m, 68643 m/sec, 3726034 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 445 secs. Pages in use: 230
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 25/529 21/2000 StigmergyElection-PT-06b-LTLFireability-04 1889178 m, 63638 m/sec, 4512518 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 450 secs. Pages in use: 236
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 30/529 24/2000 StigmergyElection-PT-06b-LTLFireability-04 2203467 m, 62857 m/sec, 5289566 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 455 secs. Pages in use: 242
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 35/529 27/2000 StigmergyElection-PT-06b-LTLFireability-04 2514248 m, 62156 m/sec, 6058001 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 460 secs. Pages in use: 247
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 40/529 30/2000 StigmergyElection-PT-06b-LTLFireability-04 2822354 m, 61621 m/sec, 6818058 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 465 secs. Pages in use: 252
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 45/529 33/2000 StigmergyElection-PT-06b-LTLFireability-04 3129975 m, 61524 m/sec, 7563459 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 470 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 50/529 36/2000 StigmergyElection-PT-06b-LTLFireability-04 3431855 m, 60376 m/sec, 8311637 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 475 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 55/529 40/2000 StigmergyElection-PT-06b-LTLFireability-04 3747037 m, 63036 m/sec, 8949447 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 480 secs. Pages in use: 269
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 60/529 43/2000 StigmergyElection-PT-06b-LTLFireability-04 4040991 m, 58790 m/sec, 9662687 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 485 secs. Pages in use: 274
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 65/529 46/2000 StigmergyElection-PT-06b-LTLFireability-04 4329728 m, 57747 m/sec, 10376395 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 490 secs. Pages in use: 280
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 70/529 49/2000 StigmergyElection-PT-06b-LTLFireability-04 4613033 m, 56661 m/sec, 11079522 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 495 secs. Pages in use: 285
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 75/529 51/2000 StigmergyElection-PT-06b-LTLFireability-04 4891775 m, 55748 m/sec, 11768044 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 500 secs. Pages in use: 290
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 80/529 54/2000 StigmergyElection-PT-06b-LTLFireability-04 5162648 m, 54174 m/sec, 12443355 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 505 secs. Pages in use: 295
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 85/529 57/2000 StigmergyElection-PT-06b-LTLFireability-04 5426941 m, 52858 m/sec, 13096091 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 510 secs. Pages in use: 300
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 90/529 60/2000 StigmergyElection-PT-06b-LTLFireability-04 5676839 m, 49979 m/sec, 13716329 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 515 secs. Pages in use: 306
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 95/529 62/2000 StigmergyElection-PT-06b-LTLFireability-04 5952445 m, 55121 m/sec, 14385594 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 520 secs. Pages in use: 310
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 100/529 65/2000 StigmergyElection-PT-06b-LTLFireability-04 6223337 m, 54178 m/sec, 15057908 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 525 secs. Pages in use: 316
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 105/529 68/2000 StigmergyElection-PT-06b-LTLFireability-04 6488391 m, 53010 m/sec, 15715499 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 530 secs. Pages in use: 321
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 110/529 71/2000 StigmergyElection-PT-06b-LTLFireability-04 6745315 m, 51384 m/sec, 16354293 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 535 secs. Pages in use: 326
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 115/529 73/2000 StigmergyElection-PT-06b-LTLFireability-04 6996882 m, 50313 m/sec, 16943935 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 540 secs. Pages in use: 331
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 120/529 76/2000 StigmergyElection-PT-06b-LTLFireability-04 7254711 m, 51565 m/sec, 17459574 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 545 secs. Pages in use: 336
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 125/529 78/2000 StigmergyElection-PT-06b-LTLFireability-04 7516155 m, 52288 m/sec, 18096731 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 550 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 130/529 81/2000 StigmergyElection-PT-06b-LTLFireability-04 7779753 m, 52719 m/sec, 18747887 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 555 secs. Pages in use: 345
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 135/529 84/2000 StigmergyElection-PT-06b-LTLFireability-04 8047472 m, 53543 m/sec, 19325179 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 560 secs. Pages in use: 350
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 140/529 86/2000 StigmergyElection-PT-06b-LTLFireability-04 8292194 m, 48944 m/sec, 19864957 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 565 secs. Pages in use: 354
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 145/529 89/2000 StigmergyElection-PT-06b-LTLFireability-04 8512230 m, 44007 m/sec, 20410991 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 570 secs. Pages in use: 359
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 150/529 91/2000 StigmergyElection-PT-06b-LTLFireability-04 8761454 m, 49844 m/sec, 21017889 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 575 secs. Pages in use: 364
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 155/529 93/2000 StigmergyElection-PT-06b-LTLFireability-04 9001362 m, 47981 m/sec, 21613210 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 580 secs. Pages in use: 368
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 160/529 96/2000 StigmergyElection-PT-06b-LTLFireability-04 9228235 m, 45374 m/sec, 22179106 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 585 secs. Pages in use: 374
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 165/529 98/2000 StigmergyElection-PT-06b-LTLFireability-04 9441560 m, 42665 m/sec, 22711237 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 590 secs. Pages in use: 378
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 170/529 100/2000 StigmergyElection-PT-06b-LTLFireability-04 9686685 m, 49025 m/sec, 23304916 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 595 secs. Pages in use: 382
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 175/529 102/2000 StigmergyElection-PT-06b-LTLFireability-04 9907004 m, 44063 m/sec, 23854590 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 600 secs. Pages in use: 387
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 180/529 104/2000 StigmergyElection-PT-06b-LTLFireability-04 10114216 m, 41442 m/sec, 24371810 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 605 secs. Pages in use: 391
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 185/529 107/2000 StigmergyElection-PT-06b-LTLFireability-04 10346584 m, 46473 m/sec, 24936837 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 610 secs. Pages in use: 397
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 190/529 109/2000 StigmergyElection-PT-06b-LTLFireability-04 10582700 m, 47223 m/sec, 25522619 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 615 secs. Pages in use: 401
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 195/529 111/2000 StigmergyElection-PT-06b-LTLFireability-04 10804299 m, 44319 m/sec, 26075415 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 620 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 200/529 113/2000 StigmergyElection-PT-06b-LTLFireability-04 11010986 m, 41337 m/sec, 26591424 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 625 secs. Pages in use: 410
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 205/529 116/2000 StigmergyElection-PT-06b-LTLFireability-04 11250665 m, 47935 m/sec, 27171541 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 630 secs. Pages in use: 415
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 210/529 118/2000 StigmergyElection-PT-06b-LTLFireability-04 11484233 m, 46713 m/sec, 27680284 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 635 secs. Pages in use: 419
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 215/529 120/2000 StigmergyElection-PT-06b-LTLFireability-04 11706907 m, 44534 m/sec, 28152012 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 640 secs. Pages in use: 424
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 220/529 122/2000 StigmergyElection-PT-06b-LTLFireability-04 11925713 m, 43761 m/sec, 28683215 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 645 secs. Pages in use: 428
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 225/529 125/2000 StigmergyElection-PT-06b-LTLFireability-04 12152168 m, 45291 m/sec, 29245145 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 650 secs. Pages in use: 433
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 230/529 127/2000 StigmergyElection-PT-06b-LTLFireability-04 12361723 m, 41911 m/sec, 29768098 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 655 secs. Pages in use: 437
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 235/529 129/2000 StigmergyElection-PT-06b-LTLFireability-04 12569953 m, 41646 m/sec, 30273258 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 660 secs. Pages in use: 441
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 240/529 131/2000 StigmergyElection-PT-06b-LTLFireability-04 12793570 m, 44723 m/sec, 30830982 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 665 secs. Pages in use: 445
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 245/529 133/2000 StigmergyElection-PT-06b-LTLFireability-04 13001384 m, 41562 m/sec, 31349666 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 670 secs. Pages in use: 449
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 250/529 135/2000 StigmergyElection-PT-06b-LTLFireability-04 13204303 m, 40583 m/sec, 31841342 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 675 secs. Pages in use: 454
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 255/529 137/2000 StigmergyElection-PT-06b-LTLFireability-04 13425385 m, 44216 m/sec, 32393194 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 680 secs. Pages in use: 458
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 260/529 139/2000 StigmergyElection-PT-06b-LTLFireability-04 13630181 m, 40959 m/sec, 32904226 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 685 secs. Pages in use: 462
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 265/529 141/2000 StigmergyElection-PT-06b-LTLFireability-04 13831019 m, 40167 m/sec, 33390809 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 690 secs. Pages in use: 467
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 270/529 143/2000 StigmergyElection-PT-06b-LTLFireability-04 14047375 m, 43271 m/sec, 33930642 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 695 secs. Pages in use: 471
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 275/529 145/2000 StigmergyElection-PT-06b-LTLFireability-04 14245131 m, 39551 m/sec, 34424231 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 700 secs. Pages in use: 476
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 280/529 147/2000 StigmergyElection-PT-06b-LTLFireability-04 14445741 m, 40122 m/sec, 34913400 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 705 secs. Pages in use: 480
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 285/529 149/2000 StigmergyElection-PT-06b-LTLFireability-04 14658274 m, 42506 m/sec, 35440828 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 710 secs. Pages in use: 484
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 290/529 151/2000 StigmergyElection-PT-06b-LTLFireability-04 14851430 m, 38631 m/sec, 35901016 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 715 secs. Pages in use: 489
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 295/529 153/2000 StigmergyElection-PT-06b-LTLFireability-04 15069423 m, 43598 m/sec, 36321243 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 720 secs. Pages in use: 493
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 300/529 155/2000 StigmergyElection-PT-06b-LTLFireability-04 15280422 m, 42199 m/sec, 36821393 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 725 secs. Pages in use: 497
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 305/529 157/2000 StigmergyElection-PT-06b-LTLFireability-04 15463760 m, 36667 m/sec, 37282040 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 730 secs. Pages in use: 502
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 310/529 159/2000 StigmergyElection-PT-06b-LTLFireability-04 15670516 m, 41351 m/sec, 37783642 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 735 secs. Pages in use: 506
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 315/529 161/2000 StigmergyElection-PT-06b-LTLFireability-04 15875727 m, 41042 m/sec, 38233629 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 740 secs. Pages in use: 510
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 320/529 163/2000 StigmergyElection-PT-06b-LTLFireability-04 16065193 m, 37893 m/sec, 38623386 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 745 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 325/529 164/2000 StigmergyElection-PT-06b-LTLFireability-04 16220293 m, 31020 m/sec, 39463808 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 750 secs. Pages in use: 517
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 330/529 165/2000 StigmergyElection-PT-06b-LTLFireability-04 16348375 m, 25616 m/sec, 40160258 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 755 secs. Pages in use: 521
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 335/529 167/2000 StigmergyElection-PT-06b-LTLFireability-04 16539544 m, 38233 m/sec, 40721594 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 760 secs. Pages in use: 525
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 340/529 169/2000 StigmergyElection-PT-06b-LTLFireability-04 16716329 m, 35357 m/sec, 41166029 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 765 secs. Pages in use: 529
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 345/529 171/2000 StigmergyElection-PT-06b-LTLFireability-04 16920105 m, 40755 m/sec, 41660000 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 770 secs. Pages in use: 533
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 350/529 173/2000 StigmergyElection-PT-06b-LTLFireability-04 17202551 m, 56489 m/sec, 42360828 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 775 secs. Pages in use: 537
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 355/529 176/2000 StigmergyElection-PT-06b-LTLFireability-04 17531348 m, 65759 m/sec, 43278862 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 780 secs. Pages in use: 543
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 360/529 179/2000 StigmergyElection-PT-06b-LTLFireability-04 17844529 m, 62636 m/sec, 44209661 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 785 secs. Pages in use: 548
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 365/529 182/2000 StigmergyElection-PT-06b-LTLFireability-04 18151551 m, 61404 m/sec, 45122273 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 790 secs. Pages in use: 553
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 370/529 184/2000 StigmergyElection-PT-06b-LTLFireability-04 18455699 m, 60829 m/sec, 46026038 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 795 secs. Pages in use: 558
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 375/529 187/2000 StigmergyElection-PT-06b-LTLFireability-04 18755481 m, 59956 m/sec, 46916849 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 800 secs. Pages in use: 563
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 380/529 189/2000 StigmergyElection-PT-06b-LTLFireability-04 19049084 m, 58720 m/sec, 47789446 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 805 secs. Pages in use: 567
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 385/529 192/2000 StigmergyElection-PT-06b-LTLFireability-04 19336229 m, 57429 m/sec, 48648431 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 810 secs. Pages in use: 573
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 390/529 194/2000 StigmergyElection-PT-06b-LTLFireability-04 19618512 m, 56456 m/sec, 49487061 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 815 secs. Pages in use: 577
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 395/529 197/2000 StigmergyElection-PT-06b-LTLFireability-04 19906193 m, 57536 m/sec, 50344216 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 820 secs. Pages in use: 582
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 400/529 199/2000 StigmergyElection-PT-06b-LTLFireability-04 20194367 m, 57634 m/sec, 51201145 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 825 secs. Pages in use: 587
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 405/529 202/2000 StigmergyElection-PT-06b-LTLFireability-04 20485363 m, 58199 m/sec, 52058328 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 830 secs. Pages in use: 592
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 410/529 205/2000 StigmergyElection-PT-06b-LTLFireability-04 20808295 m, 64586 m/sec, 52868155 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 835 secs. Pages in use: 597
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 415/529 207/2000 StigmergyElection-PT-06b-LTLFireability-04 21096039 m, 57548 m/sec, 53726232 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 840 secs. Pages in use: 601
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 420/529 210/2000 StigmergyElection-PT-06b-LTLFireability-04 21394901 m, 59772 m/sec, 54598219 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 845 secs. Pages in use: 607
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 425/529 213/2000 StigmergyElection-PT-06b-LTLFireability-04 21686811 m, 58382 m/sec, 55470039 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 850 secs. Pages in use: 611
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 430/529 215/2000 StigmergyElection-PT-06b-LTLFireability-04 21975533 m, 57744 m/sec, 56328028 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 855 secs. Pages in use: 616
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 435/529 218/2000 StigmergyElection-PT-06b-LTLFireability-04 22259673 m, 56828 m/sec, 57172725 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 860 secs. Pages in use: 621
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 440/529 220/2000 StigmergyElection-PT-06b-LTLFireability-04 22539682 m, 56001 m/sec, 58006963 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 865 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 445/529 222/2000 StigmergyElection-PT-06b-LTLFireability-04 22813229 m, 54709 m/sec, 58822529 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 870 secs. Pages in use: 629
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 450/529 225/2000 StigmergyElection-PT-06b-LTLFireability-04 23081113 m, 53576 m/sec, 59621303 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 875 secs. Pages in use: 634
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 455/529 227/2000 StigmergyElection-PT-06b-LTLFireability-04 23340507 m, 51878 m/sec, 60394811 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 880 secs. Pages in use: 639
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 460/529 229/2000 StigmergyElection-PT-06b-LTLFireability-04 23604705 m, 52839 m/sec, 61172314 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 885 secs. Pages in use: 643
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 465/529 232/2000 StigmergyElection-PT-06b-LTLFireability-04 23876301 m, 54319 m/sec, 61977777 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 890 secs. Pages in use: 648
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 470/529 234/2000 StigmergyElection-PT-06b-LTLFireability-04 24161025 m, 56944 m/sec, 62710308 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 895 secs. Pages in use: 653
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 475/529 237/2000 StigmergyElection-PT-06b-LTLFireability-04 24430096 m, 53814 m/sec, 63468244 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 900 secs. Pages in use: 658
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 480/529 239/2000 StigmergyElection-PT-06b-LTLFireability-04 24684285 m, 50837 m/sec, 64229064 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 905 secs. Pages in use: 662
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 485/529 241/2000 StigmergyElection-PT-06b-LTLFireability-04 24933759 m, 49894 m/sec, 64945790 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 910 secs. Pages in use: 667
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 490/529 243/2000 StigmergyElection-PT-06b-LTLFireability-04 25199513 m, 53150 m/sec, 65605116 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 915 secs. Pages in use: 671
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 495/529 246/2000 StigmergyElection-PT-06b-LTLFireability-04 25458871 m, 51871 m/sec, 66366511 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 920 secs. Pages in use: 676
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 500/529 248/2000 StigmergyElection-PT-06b-LTLFireability-04 25710053 m, 50236 m/sec, 67115405 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 925 secs. Pages in use: 681
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 505/529 250/2000 StigmergyElection-PT-06b-LTLFireability-04 25952345 m, 48458 m/sec, 67840854 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 930 secs. Pages in use: 685
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 510/529 252/2000 StigmergyElection-PT-06b-LTLFireability-04 26184686 m, 46468 m/sec, 68533295 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 935 secs. Pages in use: 689
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 515/529 254/2000 StigmergyElection-PT-06b-LTLFireability-04 26425679 m, 48198 m/sec, 69237421 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 940 secs. Pages in use: 693
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 520/529 256/2000 StigmergyElection-PT-06b-LTLFireability-04 26672399 m, 49344 m/sec, 69972935 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 945 secs. Pages in use: 698
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 525/529 258/2000 StigmergyElection-PT-06b-LTLFireability-04 26910042 m, 47528 m/sec, 70684485 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 950 secs. Pages in use: 701
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 21 (type EXCL) for StigmergyElection-PT-06b-LTLFireability-04 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-04: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 955 secs. Pages in use: 706
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 15 (type EXCL) for 10 StigmergyElection-PT-06b-LTLFireability-02
[[35mlola[0m][I] time limit : 529 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 21 (type EXCL) for 20 StigmergyElection-PT-06b-LTLFireability-04
[[35mlola[0m][I] time limit : 2645 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 15 (type EXCL) for StigmergyElection-PT-06b-LTLFireability-02
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 214
[[35mlola[0m][I] fired transitions : 214
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] CANCELED task # 21 (type EXCL) for StigmergyElection-PT-06b-LTLFireability-04 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 960 secs. Pages in use: 713
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 1 (type EXCL) for 0 StigmergyElection-PT-06b-LTLFireability-00
[[35mlola[0m][I] time limit : 660 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 5/660 4/2000 StigmergyElection-PT-06b-LTLFireability-00 427812 m, 85562 m/sec, 1619342 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 965 secs. Pages in use: 714
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 10/660 7/2000 StigmergyElection-PT-06b-LTLFireability-00 834263 m, 81290 m/sec, 3240932 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 970 secs. Pages in use: 719
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 15/660 10/2000 StigmergyElection-PT-06b-LTLFireability-00 1255960 m, 84339 m/sec, 4841961 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 975 secs. Pages in use: 724
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 20/660 13/2000 StigmergyElection-PT-06b-LTLFireability-00 1655056 m, 79819 m/sec, 6434726 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 980 secs. Pages in use: 730
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 25/660 16/2000 StigmergyElection-PT-06b-LTLFireability-00 2077697 m, 84528 m/sec, 8015877 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 985 secs. Pages in use: 735
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 30/660 19/2000 StigmergyElection-PT-06b-LTLFireability-00 2487679 m, 81996 m/sec, 9593968 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 990 secs. Pages in use: 740
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 35/660 22/2000 StigmergyElection-PT-06b-LTLFireability-00 2880815 m, 78627 m/sec, 11163030 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 995 secs. Pages in use: 746
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 40/660 25/2000 StigmergyElection-PT-06b-LTLFireability-00 3291078 m, 82052 m/sec, 12719833 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1000 secs. Pages in use: 751
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 45/660 28/2000 StigmergyElection-PT-06b-LTLFireability-00 3679415 m, 77667 m/sec, 14266582 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1005 secs. Pages in use: 756
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 50/660 31/2000 StigmergyElection-PT-06b-LTLFireability-00 4085030 m, 81123 m/sec, 15803346 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1010 secs. Pages in use: 762
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 55/660 33/2000 StigmergyElection-PT-06b-LTLFireability-00 4380238 m, 59041 m/sec, 17391635 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1015 secs. Pages in use: 766
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 60/660 36/2000 StigmergyElection-PT-06b-LTLFireability-00 4776366 m, 79225 m/sec, 18989318 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1020 secs. Pages in use: 771
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 65/660 39/2000 StigmergyElection-PT-06b-LTLFireability-00 5117650 m, 68256 m/sec, 20412107 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1025 secs. Pages in use: 777
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 70/660 42/2000 StigmergyElection-PT-06b-LTLFireability-00 5496503 m, 75770 m/sec, 22013505 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1030 secs. Pages in use: 782
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 75/660 45/2000 StigmergyElection-PT-06b-LTLFireability-00 5882584 m, 77216 m/sec, 23630574 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1035 secs. Pages in use: 787
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 80/660 48/2000 StigmergyElection-PT-06b-LTLFireability-00 6257265 m, 74936 m/sec, 25237871 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1040 secs. Pages in use: 792
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 85/660 50/2000 StigmergyElection-PT-06b-LTLFireability-00 6578905 m, 64328 m/sec, 26843520 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1045 secs. Pages in use: 797
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 90/660 52/2000 StigmergyElection-PT-06b-LTLFireability-00 6902549 m, 64728 m/sec, 28459118 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1050 secs. Pages in use: 800
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 95/660 55/2000 StigmergyElection-PT-06b-LTLFireability-00 7239443 m, 67378 m/sec, 30059160 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1055 secs. Pages in use: 805
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 100/660 57/2000 StigmergyElection-PT-06b-LTLFireability-00 7560128 m, 64137 m/sec, 31658950 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1060 secs. Pages in use: 810
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 105/660 60/2000 StigmergyElection-PT-06b-LTLFireability-00 7878540 m, 63682 m/sec, 33248253 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1065 secs. Pages in use: 815
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 110/660 62/2000 StigmergyElection-PT-06b-LTLFireability-00 8227318 m, 69755 m/sec, 34824842 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1070 secs. Pages in use: 819
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 115/660 65/2000 StigmergyElection-PT-06b-LTLFireability-00 8542187 m, 62973 m/sec, 36399293 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1075 secs. Pages in use: 824
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 120/660 67/2000 StigmergyElection-PT-06b-LTLFireability-00 8859376 m, 63437 m/sec, 37978376 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1080 secs. Pages in use: 828
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 125/660 70/2000 StigmergyElection-PT-06b-LTLFireability-00 9184146 m, 64954 m/sec, 39516909 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1085 secs. Pages in use: 834
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 130/660 72/2000 StigmergyElection-PT-06b-LTLFireability-00 9491701 m, 61511 m/sec, 41049282 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1090 secs. Pages in use: 839
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 135/660 74/2000 StigmergyElection-PT-06b-LTLFireability-00 9799880 m, 61635 m/sec, 42589377 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1095 secs. Pages in use: 844
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 156/660 76/2000 StigmergyElection-PT-06b-LTLFireability-00 10003310 m, 40686 m/sec, 43541929 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1118 secs. Pages in use: 848
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
/home/mcc/BenchKit/BenchKit_head.sh: line 23: 410 Killed $BK_TOOL --conf=/home/mcc/BenchKit/bin/myconf --formula=$BK_EXAMINATION.xml $LOLA_TIMELIMIT $LOLA_MEMLIMIT model.pnml
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="StigmergyElection-PT-06b"
export BK_EXAMINATION="LTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is StigmergyElection-PT-06b, examination is LTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r401-tall-171690534100324"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/StigmergyElection-PT-06b.tgz
mv StigmergyElection-PT-06b execution
cd execution
if [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "UpperBounds" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] || [ "LTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;