About the Execution of LoLA for StigmergyElection-PT-06b
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 16208.260 | 1357923.00 | 3782532.00 | 4772.10 | ????F?T?T??TTFT? | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r401-tall-171690534100322.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is StigmergyElection-PT-06b, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r401-tall-171690534100322
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 1.6M
-rw-r--r-- 1 mcc users 6.2K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 64K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 6.0K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 56K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 3.8K Apr 23 08:00 LTLCardinality.txt
-rw-r--r-- 1 mcc users 27K Apr 23 08:00 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.3K Apr 23 08:00 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K Apr 23 08:00 LTLFireability.xml
-rw-r--r-- 1 mcc users 14K Apr 11 18:44 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 155K Apr 11 18:44 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 8.4K Apr 11 18:44 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 71K Apr 11 18:44 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.7K Apr 23 08:00 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.8K Apr 23 08:00 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:43 equiv_col
-rw-r--r-- 1 mcc users 4 May 18 16:43 instance
-rw-r--r-- 1 mcc users 6 May 18 16:43 iscolored
-rw-r--r-- 1 mcc users 1.2M May 18 16:43 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME StigmergyElection-PT-06b-CTLFireability-2024-00
FORMULA_NAME StigmergyElection-PT-06b-CTLFireability-2024-01
FORMULA_NAME StigmergyElection-PT-06b-CTLFireability-2024-02
FORMULA_NAME StigmergyElection-PT-06b-CTLFireability-2024-03
FORMULA_NAME StigmergyElection-PT-06b-CTLFireability-2024-04
FORMULA_NAME StigmergyElection-PT-06b-CTLFireability-2024-05
FORMULA_NAME StigmergyElection-PT-06b-CTLFireability-2024-06
FORMULA_NAME StigmergyElection-PT-06b-CTLFireability-2024-07
FORMULA_NAME StigmergyElection-PT-06b-CTLFireability-2024-08
FORMULA_NAME StigmergyElection-PT-06b-CTLFireability-2024-09
FORMULA_NAME StigmergyElection-PT-06b-CTLFireability-2024-10
FORMULA_NAME StigmergyElection-PT-06b-CTLFireability-2024-11
FORMULA_NAME StigmergyElection-PT-06b-CTLFireability-2023-12
FORMULA_NAME StigmergyElection-PT-06b-CTLFireability-2023-13
FORMULA_NAME StigmergyElection-PT-06b-CTLFireability-2023-14
FORMULA_NAME StigmergyElection-PT-06b-CTLFireability-2023-15
=== Now, execution of the tool begins
BK_START 1717113367309
FORMULA StigmergyElection-PT-06b-CTLFireability-2024-08 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA StigmergyElection-PT-06b-CTLFireability-2024-11 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA StigmergyElection-PT-06b-CTLFireability-2023-12 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA StigmergyElection-PT-06b-CTLFireability-2023-14 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA StigmergyElection-PT-06b-CTLFireability-2023-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA StigmergyElection-PT-06b-CTLFireability-2024-06 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA StigmergyElection-PT-06b-CTLFireability-2024-04 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1717114725232
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mCTLFireability.xml[0m
[[35mlola[0m][I] LAUNCH task # 49 (type CNST) for 48 StigmergyElection-PT-06b-CTLFireability-2024-08
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 49 (type CNST) for StigmergyElection-PT-06b-CTLFireability-2024-08
[[35mlola[0m][I] result : true
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] LAUNCH task # 1 (type EXCL) for 0 StigmergyElection-PT-06b-CTLFireability-2024-00
[[35mlola[0m][I] time limit : 143 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 91 (type EQUN) for 51 StigmergyElection-PT-06b-CTLFireability-2024-09
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-03: CONJ 0 2 0 0 5 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-09: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-11: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-12: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-13: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 1/143 1/2000 StigmergyElection-PT-06b-CTLFireability-2024-00 65431 m, 13086 m/sec, 366339 t fired, .
[[35mlola[0m][.] 91 EF STEQ 1/3595 0/5 StigmergyElection-PT-06b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 6 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 94 (type EQUN) for 9 StigmergyElection-PT-06b-CTLFireability-2024-03
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 98 (type EQUN) for 60 StigmergyElection-PT-06b-CTLFireability-2023-12
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 94 (type EQUN) for StigmergyElection-PT-06b-CTLFireability-2024-03
[[35mlola[0m][I] result : true
[[35mlola[0m][I] LAUNCH task # 102 (type EQUN) for 9 StigmergyElection-PT-06b-CTLFireability-2024-03
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 98 (type EQUN) for StigmergyElection-PT-06b-CTLFireability-2023-12
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] LAUNCH task # 109 (type EQUN) for 67 StigmergyElection-PT-06b-CTLFireability-2023-13
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 102 (type EQUN) for StigmergyElection-PT-06b-CTLFireability-2024-03
[[35mlola[0m][I] result : true
[[35mlola[0m][I] LAUNCH task # 113 (type FNDP) for 31 StigmergyElection-PT-06b-CTLFireability-2024-05
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 113 (type FNDP) for StigmergyElection-PT-06b-CTLFireability-2024-05
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] LAUNCH task # 106 (type EQUN) for 60 StigmergyElection-PT-06b-CTLFireability-2023-12
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 106 (type EQUN) for StigmergyElection-PT-06b-CTLFireability-2023-12
[[35mlola[0m][I] result : true
[[35mlola[0m][I] LAUNCH task # 110 (type FNDP) for 57 StigmergyElection-PT-06b-CTLFireability-2024-11
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 110 (type FNDP) for StigmergyElection-PT-06b-CTLFireability-2024-11
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] FINISHED task # 109 (type EQUN) for StigmergyElection-PT-06b-CTLFireability-2023-13
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-03: CONJ 0 5 0 0 7 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-05: CONJ 0 1 0 0 4 0 0 3
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-09: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-12: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-13: CONJ 0 4 0 0 5 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 6/163 3/2000 StigmergyElection-PT-06b-CTLFireability-2024-00 616320 m, 110177 m/sec, 3754121 t fired, .
[[35mlola[0m][.] 91 EF STEQ 6/3595 0/5 StigmergyElection-PT-06b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 11 secs. Pages in use: 3
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-03: CONJ 0 5 0 0 7 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-05: CONJ 0 1 0 0 4 0 0 3
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-09: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-12: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-13: CONJ 0 4 0 0 5 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 11/163 6/2000 StigmergyElection-PT-06b-CTLFireability-2024-00 1401525 m, 157041 m/sec, 8960906 t fired, .
[[35mlola[0m][.] 91 EF STEQ 11/3595 0/5 StigmergyElection-PT-06b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 16 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-03: CONJ 0 5 0 0 7 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-05: CONJ 0 1 0 0 4 0 0 3
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-09: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-12: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-13: CONJ 0 4 0 0 5 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 16/163 10/2000 StigmergyElection-PT-06b-CTLFireability-2024-00 2196788 m, 159052 m/sec, 14622435 t fired, .
[[35mlola[0m][.] 91 EF STEQ 16/3595 0/5 StigmergyElection-PT-06b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 21 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-03: CONJ 0 5 0 0 7 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-05: CONJ 0 1 0 0 4 0 0 3
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-09: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-12: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-13: CONJ 0 4 0 0 5 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 21/163 13/2000 StigmergyElection-PT-06b-CTLFireability-2024-00 2999029 m, 160448 m/sec, 20193124 t fired, .
[[35mlola[0m][.] 91 EF STEQ 21/3595 0/5 StigmergyElection-PT-06b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 26 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-03: CONJ 0 5 0 0 7 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-05: CONJ 0 1 0 0 4 0 0 3
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-09: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-12: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-13: CONJ 0 4 0 0 5 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 26/163 16/2000 StigmergyElection-PT-06b-CTLFireability-2024-00 3768462 m, 153886 m/sec, 25623282 t fired, .
[[35mlola[0m][.] 91 EF STEQ 26/3595 0/5 StigmergyElection-PT-06b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 31 secs. Pages in use: 16
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-03: CONJ 0 5 0 0 7 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-05: CONJ 0 1 0 0 4 0 0 3
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-09: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-12: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-13: CONJ 0 4 0 0 5 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 31/163 19/2000 StigmergyElection-PT-06b-CTLFireability-2024-00 4447928 m, 135893 m/sec, 30651914 t fired, .
[[35mlola[0m][.] 91 EF STEQ 31/3595 0/5 StigmergyElection-PT-06b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 36 secs. Pages in use: 19
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-03: CONJ 0 5 0 0 7 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-05: CONJ 0 1 0 0 4 0 0 3
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-09: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-12: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-13: CONJ 0 4 0 0 5 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 36/163 22/2000 StigmergyElection-PT-06b-CTLFireability-2024-00 5071891 m, 124792 m/sec, 35579894 t fired, .
[[35mlola[0m][.] 91 EF STEQ 36/3595 0/5 StigmergyElection-PT-06b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 41 secs. Pages in use: 22
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-03: CONJ 0 5 0 0 7 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-05: CONJ 0 1 0 0 4 0 0 3
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-09: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-12: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-13: CONJ 0 4 0 0 5 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 41/163 25/2000 StigmergyElection-PT-06b-CTLFireability-2024-00 5750298 m, 135681 m/sec, 40969995 t fired, .
[[35mlola[0m][.] 91 EF STEQ 41/3595 0/5 StigmergyElection-PT-06b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 46 secs. Pages in use: 25
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-03: CONJ 0 5 0 0 7 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-05: CONJ 0 1 0 0 4 0 0 3
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-09: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-12: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-13: CONJ 0 4 0 0 5 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 46/163 27/2000 StigmergyElection-PT-06b-CTLFireability-2024-00 6444690 m, 138878 m/sec, 46173851 t fired, .
[[35mlola[0m][.] 91 EF STEQ 46/3595 0/5 StigmergyElection-PT-06b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 51 secs. Pages in use: 27
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-03: CONJ 0 5 0 0 7 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-05: CONJ 0 1 0 0 4 0 0 3
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-09: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-12: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-13: CONJ 0 4 0 0 5 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 51/163 30/2000 StigmergyElection-PT-06b-CTLFireability-2024-00 7054332 m, 121928 m/sec, 51284695 t fired, .
[[35mlola[0m][.] 91 EF STEQ 51/3595 0/5 StigmergyElection-PT-06b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 56 secs. Pages in use: 30
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-03: CONJ 0 5 0 0 7 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-05: CONJ 0 1 0 0 4 0 0 3
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-09: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-12: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-13: CONJ 0 4 0 0 5 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 56/163 33/2000 StigmergyElection-PT-06b-CTLFireability-2024-00 7680472 m, 125228 m/sec, 56553333 t fired, .
[[35mlola[0m][.] 91 EF STEQ 56/3595 0/5 StigmergyElection-PT-06b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 61 secs. Pages in use: 33
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-03: CONJ 0 5 0 0 7 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-05: CONJ 0 1 0 0 4 0 0 3
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-09: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-12: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-13: CONJ 0 4 0 0 5 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 61/163 35/2000 StigmergyElection-PT-06b-CTLFireability-2024-00 8248011 m, 113507 m/sec, 61625203 t fired, .
[[35mlola[0m][.] 91 EF STEQ 61/3595 0/5 StigmergyElection-PT-06b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 66 secs. Pages in use: 35
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-03: CONJ 0 5 0 0 7 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-05: CONJ 0 1 0 0 4 0 0 3
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-09: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-12: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-13: CONJ 0 4 0 0 5 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 66/163 38/2000 StigmergyElection-PT-06b-CTLFireability-2024-00 8935339 m, 137465 m/sec, 66788405 t fired, .
[[35mlola[0m][.] 91 EF STEQ 66/3595 0/5 StigmergyElection-PT-06b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 71 secs. Pages in use: 38
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-03: CONJ 0 5 0 0 7 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-05: CONJ 0 1 0 0 4 0 0 3
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-09: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-12: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-13: CONJ 0 4 0 0 5 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 71/163 41/2000 StigmergyElection-PT-06b-CTLFireability-2024-00 9627612 m, 138454 m/sec, 72144763 t fired, .
[[35mlola[0m][.] 91 EF STEQ 71/3595 0/5 StigmergyElection-PT-06b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 76 secs. Pages in use: 41
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-03: CONJ 0 5 0 0 7 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-05: CONJ 0 1 0 0 4 0 0 3
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-09: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-12: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-13: CONJ 0 4 0 0 5 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 76/163 44/2000 StigmergyElection-PT-06b-CTLFireability-2024-00 10370242 m, 148526 m/sec, 77231067 t fired, .
[[35mlola[0m][.] 91 EF STEQ 76/3595 0/5 StigmergyElection-PT-06b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 81 secs. Pages in use: 44
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-03: CONJ 0 5 0 0 7 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-05: CONJ 0 1 0 0 4 0 0 3
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-09: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-12: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-13: CONJ 0 4 0 0 5 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 81/163 47/2000 StigmergyElection-PT-06b-CTLFireability-2024-00 11087825 m, 143516 m/sec, 81796192 t fired, .
[[35mlola[0m][.] 91 EF STEQ 81/3595 0/5 StigmergyElection-PT-06b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 86 secs. Pages in use: 47
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-03: CONJ 0 5 0 0 7 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-05: CONJ 0 1 0 0 4 0 0 3
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-09: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-12: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-13: CONJ 0 4 0 0 5 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 86/163 50/2000 StigmergyElection-PT-06b-CTLFireability-2024-00 11772019 m, 136838 m/sec, 86046693 t fired, .
[[35mlola[0m][.] 91 EF STEQ 86/3595 0/5 StigmergyElection-PT-06b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 91 secs. Pages in use: 50
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-03: CONJ 0 5 0 0 7 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-05: CONJ 0 1 0 0 4 0 0 3
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-09: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-12: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-13: CONJ 0 4 0 0 5 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 91/163 52/2000 StigmergyElection-PT-06b-CTLFireability-2024-00 12429004 m, 131397 m/sec, 90267556 t fired, .
[[35mlola[0m][.] 91 EF STEQ 91/3595 0/5 StigmergyElection-PT-06b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 96 secs. Pages in use: 52
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-03: CONJ 0 5 0 0 7 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-05: CONJ 0 1 0 0 4 0 0 3
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-09: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-12: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-13: CONJ 0 4 0 0 5 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 96/163 55/2000 StigmergyElection-PT-06b-CTLFireability-2024-00 13148749 m, 143949 m/sec, 95398402 t fired, .
[[35mlola[0m][.] 91 EF STEQ 96/3595 0/5 StigmergyElection-PT-06b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 101 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-03: CONJ 0 5 0 0 7 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-05: CONJ 0 1 0 0 4 0 0 3
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-09: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-12: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-13: CONJ 0 4 0 0 5 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 101/163 58/2000 StigmergyElection-PT-06b-CTLFireability-2024-00 13809148 m, 132079 m/sec, 100231921 t fired, .
[[35mlola[0m][.] 91 EF STEQ 101/3595 0/5 StigmergyElection-PT-06b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 106 secs. Pages in use: 58
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-03: CONJ 0 5 0 0 7 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-05: CONJ 0 1 0 0 4 0 0 3
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-09: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-12: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-13: CONJ 0 4 0 0 5 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 106/163 61/2000 StigmergyElection-PT-06b-CTLFireability-2024-00 14394875 m, 117145 m/sec, 104879407 t fired, .
[[35mlola[0m][.] 91 EF STEQ 106/3595 0/5 StigmergyElection-PT-06b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 111 secs. Pages in use: 61
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-03: CONJ 0 5 0 0 7 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-05: CONJ 0 1 0 0 4 0 0 3
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-09: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-12: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-13: CONJ 0 4 0 0 5 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 111/163 63/2000 StigmergyElection-PT-06b-CTLFireability-2024-00 14963090 m, 113643 m/sec, 109551211 t fired, .
[[35mlola[0m][.] 91 EF STEQ 111/3595 0/5 StigmergyElection-PT-06b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 116 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-03: CONJ 0 5 0 0 7 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-05: CONJ 0 1 0 0 4 0 0 3
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-09: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-12: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-13: CONJ 0 4 0 0 5 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 116/163 65/2000 StigmergyElection-PT-06b-CTLFireability-2024-00 15558641 m, 119110 m/sec, 114517706 t fired, .
[[35mlola[0m][.] 91 EF STEQ 116/3595 0/5 StigmergyElection-PT-06b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 121 secs. Pages in use: 65
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-03: CONJ 0 5 0 0 7 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-05: CONJ 0 1 0 0 4 0 0 3
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-09: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-12: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-13: CONJ 0 4 0 0 5 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 121/163 68/2000 StigmergyElection-PT-06b-CTLFireability-2024-00 16106474 m, 109566 m/sec, 119282326 t fired, .
[[35mlola[0m][.] 91 EF STEQ 121/3595 0/5 StigmergyElection-PT-06b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 126 secs. Pages in use: 68
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-03: CONJ 0 5 0 0 7 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-05: CONJ 0 1 0 0 4 0 0 3
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-09: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-12: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-13: CONJ 0 4 0 0 5 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 126/163 70/2000 StigmergyElection-PT-06b-CTLFireability-2024-00 16745904 m, 127886 m/sec, 124341217 t fired, .
[[35mlola[0m][.] 91 EF STEQ 126/3595 0/5 StigmergyElection-PT-06b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 131 secs. Pages in use: 70
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-03: CONJ 0 5 0 0 7 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-05: CONJ 0 1 0 0 4 0 0 3
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-09: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-12: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-13: CONJ 0 4 0 0 5 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 131/163 73/2000 StigmergyElection-PT-06b-CTLFireability-2024-00 17266917 m, 104202 m/sec, 129716303 t fired, .
[[35mlola[0m][.] 91 EF STEQ 131/3595 0/5 StigmergyElection-PT-06b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 136 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-03: CONJ 0 5 0 0 7 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-05: CONJ 0 1 0 0 4 0 0 3
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-09: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-12: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-13: CONJ 0 4 0 0 5 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 136/163 75/2000 StigmergyElection-PT-06b-CTLFireability-2024-00 17736075 m, 93831 m/sec, 134644895 t fired, .
[[35mlola[0m][.] 91 EF STEQ 136/3595 0/5 StigmergyElection-PT-06b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 141 secs. Pages in use: 75
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-03: CONJ 0 5 0 0 7 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-05: CONJ 0 1 0 0 4 0 0 3
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-09: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-12: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-13: CONJ 0 4 0 0 5 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 141/163 77/2000 StigmergyElection-PT-06b-CTLFireability-2024-00 18240943 m, 100973 m/sec, 139802427 t fired, .
[[35mlola[0m][.] 91 EF STEQ 141/3595 0/5 StigmergyElection-PT-06b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 146 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-03: CONJ 0 5 0 0 7 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-05: CONJ 0 1 0 0 4 0 0 3
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-09: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-12: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-13: CONJ 0 4 0 0 5 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 146/163 79/2000 StigmergyElection-PT-06b-CTLFireability-2024-00 18799176 m, 111646 m/sec, 145114868 t fired, .
[[35mlola[0m][.] 91 EF STEQ 146/3595 0/5 StigmergyElection-PT-06b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 151 secs. Pages in use: 79
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-03: CONJ 0 5 0 0 7 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-05: CONJ 0 1 0 0 4 0 0 3
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-09: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-12: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-13: CONJ 0 4 0 0 5 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 151/163 82/2000 StigmergyElection-PT-06b-CTLFireability-2024-00 19449147 m, 129994 m/sec, 150281184 t fired, .
[[35mlola[0m][.] 91 EF STEQ 151/3595 0/5 StigmergyElection-PT-06b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 156 secs. Pages in use: 82
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-03: CONJ 0 5 0 0 7 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-05: CONJ 0 1 0 0 4 0 0 3
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-09: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-12: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-13: CONJ 0 4 0 0 5 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 156/163 84/2000 StigmergyElection-PT-06b-CTLFireability-2024-00 20125339 m, 135238 m/sec, 155876404 t fired, .
[[35mlola[0m][.] 91 EF STEQ 156/3595 0/5 StigmergyElection-PT-06b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 161 secs. Pages in use: 84
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-03: CONJ 0 5 0 0 7 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-05: CONJ 0 1 0 0 4 0 0 3
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-09: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-12: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-13: CONJ 0 4 0 0 5 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 161/163 87/2000 StigmergyElection-PT-06b-CTLFireability-2024-00 20823636 m, 139659 m/sec, 161457762 t fired, .
[[35mlola[0m][.] 91 EF STEQ 161/3595 0/5 StigmergyElection-PT-06b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 166 secs. Pages in use: 87
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 1 (type EXCL) for StigmergyElection-PT-06b-CTLFireability-2024-00 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-00: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-03: CONJ 0 5 0 0 7 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-05: CONJ 0 1 0 0 4 0 0 3
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-09: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-12: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-13: CONJ 0 4 0 0 5 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 91 EF STEQ 166/3595 0/5 StigmergyElection-PT-06b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 171 secs. Pages in use: 90
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 104 (type EXCL) for 67 StigmergyElection-PT-06b-CTLFireability-2023-13
[[35mlola[0m][I] time limit : 163 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 1 (type EXCL) for 0 StigmergyElection-PT-06b-CTLFireability-2024-00
[[35mlola[0m][I] time limit : 3429 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 104 (type EXCL) for StigmergyElection-PT-06b-CTLFireability-2023-13
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 89
[[35mlola[0m][I] fired transitions : 88
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-03: CONJ 0 5 0 0 7 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-05: CONJ 0 1 0 0 4 0 0 3
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-09: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-12: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-13: CONJ 0 1 0 0 6 0 0 2
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 5/180 4/5 StigmergyElection-PT-06b-CTLFireability-2024-00 822849 m, -4000157 m/sec, 4946973 t fired, .
[[35mlola[0m][.] 91 EF STEQ 171/3595 0/5 StigmergyElection-PT-06b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 176 secs. Pages in use: 90
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 1 (type EXCL) for StigmergyElection-PT-06b-CTLFireability-2024-00 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-03: CONJ 0 5 0 0 7 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-05: CONJ 0 1 0 0 4 0 0 3
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-09: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-12: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-13: CONJ 0 1 0 0 6 0 0 2
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 91 EF STEQ 176/3595 0/5 StigmergyElection-PT-06b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 181 secs. Pages in use: 90
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 103 (type EXCL) for 60 StigmergyElection-PT-06b-CTLFireability-2023-12
[[35mlola[0m][I] time limit : 189 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 103 (type EXCL) for StigmergyElection-PT-06b-CTLFireability-2023-12
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 21
[[35mlola[0m][I] fired transitions : 20
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 99 (type EXCL) for 9 StigmergyElection-PT-06b-CTLFireability-2024-03
[[35mlola[0m][I] time limit : 213 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 99 (type EXCL) for StigmergyElection-PT-06b-CTLFireability-2024-03
[[35mlola[0m][I] result : false
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 92 (type EXCL) for 9 StigmergyElection-PT-06b-CTLFireability-2024-03
[[35mlola[0m][I] time limit : 227 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 92 (type EXCL) for StigmergyElection-PT-06b-CTLFireability-2024-03
[[35mlola[0m][I] result : false
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 86 (type EXCL) for 85 StigmergyElection-PT-06b-CTLFireability-2023-15
[[35mlola[0m][I] time limit : 244 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-12: DISJ true state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-03: CONJ 0 3 0 0 9 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-05: CONJ 0 1 0 0 4 0 0 3
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-09: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-13: CONJ 0 1 0 0 6 0 0 2
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 86 CTL EXCL 5/244 3/2000 StigmergyElection-PT-06b-CTLFireability-2023-15 504849 m, 100969 m/sec, 1583046 t fired, .
[[35mlola[0m][.] 91 EF STEQ 181/3595 0/5 StigmergyElection-PT-06b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 186 secs. Pages in use: 90
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-12: DISJ true state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-03: CONJ 0 3 0 0 9 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-05: CONJ 0 1 0 0 4 0 0 3
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-09: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-13: CONJ 0 1 0 0 6 0 0 2
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 86 CTL EXCL 10/244 5/2000 StigmergyElection-PT-06b-CTLFireability-2023-15 970747 m, 93179 m/sec, 3168363 t fired, .
[[35mlola[0m][.] 91 EF STEQ 186/3595 0/5 StigmergyElection-PT-06b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 191 secs. Pages in use: 90
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-12: DISJ true state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-03: CONJ 0 3 0 0 9 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-05: CONJ 0 1 0 0 4 0 0 3
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-09: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-13: CONJ 0 1 0 0 6 0 0 2
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 86 CTL EXCL 15/244 7/2000 StigmergyElection-PT-06b-CTLFireability-2023-15 1478077 m, 101466 m/sec, 4797381 t fired, .
[[35mlola[0m][.] 91 EF STEQ 191/3595 0/5 StigmergyElection-PT-06b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 196 secs. Pages in use: 90
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-12: DISJ true state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-03: CONJ 0 3 0 0 9 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-05: CONJ 0 1 0 0 4 0 0 3
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-09: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-13: CONJ 0 1 0 0 6 0 0 2
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 86 CTL EXCL 20/244 10/2000 StigmergyElection-PT-06b-CTLFireability-2023-15 1993365 m, 103057 m/sec, 6437486 t fired, .
[[35mlola[0m][.] 91 EF STEQ 196/3595 0/5 StigmergyElection-PT-06b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 201 secs. Pages in use: 90
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-12: DISJ true state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-03: CONJ 0 3 0 0 9 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-05: CONJ 0 1 0 0 4 0 0 3
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-09: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-13: CONJ 0 1 0 0 6 0 0 2
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 86 CTL EXCL 25/244 12/2000 StigmergyElection-PT-06b-CTLFireability-2023-15 2360681 m, 73463 m/sec, 8023003 t fired, .
[[35mlola[0m][.] 91 EF STEQ 201/3595 0/5 StigmergyElection-PT-06b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 206 secs. Pages in use: 90
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-12: DISJ true state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-03: CONJ 0 3 0 0 9 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-05: CONJ 0 1 0 0 4 0 0 3
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-09: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-13: CONJ 0 1 0 0 6 0 0 2
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 86 CTL EXCL 30/244 13/2000 StigmergyElection-PT-06b-CTLFireability-2023-15 2770873 m, 82038 m/sec, 9634785 t fired, .
[[35mlola[0m][.] 91 EF STEQ 206/3595 0/5 StigmergyElection-PT-06b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 211 secs. Pages in use: 90
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-12: DISJ true state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-03: CONJ 0 3 0 0 9 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-05: CONJ 0 1 0 0 4 0 0 3
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-09: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-13: CONJ 0 1 0 0 6 0 0 2
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 86 CTL EXCL 35/244 15/2000 StigmergyElection-PT-06b-CTLFireability-2023-15 3137287 m, 73282 m/sec, 11162418 t fired, .
[[35mlola[0m][.] 91 EF STEQ 211/3595 0/5 StigmergyElection-PT-06b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 216 secs. Pages in use: 90
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-12: DISJ true state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-03: CONJ 0 3 0 0 9 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-05: CONJ 0 1 0 0 4 0 0 3
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-09: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-13: CONJ 0 1 0 0 6 0 0 2
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 86 CTL EXCL 40/244 17/2000 StigmergyElection-PT-06b-CTLFireability-2023-15 3551928 m, 82928 m/sec, 12711147 t fired, .
[[35mlola[0m][.] 91 EF STEQ 216/3595 0/5 StigmergyElection-PT-06b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 221 secs. Pages in use: 90
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-12: DISJ true state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-03: CONJ 0 3 0 0 9 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-05: CONJ 0 1 0 0 4 0 0 3
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-09: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-13: CONJ 0 1 0 0 6 0 0 2
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 86 CTL EXCL 45/244 19/2000 StigmergyElection-PT-06b-CTLFireability-2023-15 3969558 m, 83526 m/sec, 14366503 t fired, .
[[35mlola[0m][.] 91 EF STEQ 221/3595 0/5 StigmergyElection-PT-06b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 226 secs. Pages in use: 90
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-12: DISJ true state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-03: CONJ 0 3 0 0 9 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-05: CONJ 0 1 0 0 4 0 0 3
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-09: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-13: CONJ 0 1 0 0 6 0 0 2
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 86 CTL EXCL 50/244 21/2000 StigmergyElection-PT-06b-CTLFireability-2023-15 4351425 m, 76373 m/sec, 15981470 t fired, .
[[35mlola[0m][.] 91 EF STEQ 226/3595 0/5 StigmergyElection-PT-06b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 231 secs. Pages in use: 90
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-12: DISJ true state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-03: CONJ 0 3 0 0 9 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-05: CONJ 0 1 0 0 4 0 0 3
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-09: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-13: CONJ 0 1 0 0 6 0 0 2
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 86 CTL EXCL 55/244 23/2000 StigmergyElection-PT-06b-CTLFireability-2023-15 4785474 m, 86809 m/sec, 17575747 t fired, .
[[35mlola[0m][.] 91 EF STEQ 231/3595 0/5 StigmergyElection-PT-06b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 236 secs. Pages in use: 90
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-12: DISJ true state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-03: CONJ 0 3 0 0 9 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-05: CONJ 0 1 0 0 4 0 0 3
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-09: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-13: CONJ 0 1 0 0 6 0 0 2
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 86 CTL EXCL 60/244 25/2000 StigmergyElection-PT-06b-CTLFireability-2023-15 5280041 m, 98913 m/sec, 19209324 t fired, .
[[35mlola[0m][.] 91 EF STEQ 236/3595 0/5 StigmergyElection-PT-06b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 241 secs. Pages in use: 90
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-12: DISJ true state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-03: CONJ 0 3 0 0 9 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-05: CONJ 0 1 0 0 4 0 0 3
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-09: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-13: CONJ 0 1 0 0 6 0 0 2
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 86 CTL EXCL 65/244 27/2000 StigmergyElection-PT-06b-CTLFireability-2023-15 5769643 m, 97920 m/sec, 20825624 t fired, .
[[35mlola[0m][.] 91 EF STEQ 241/3595 0/5 StigmergyElection-PT-06b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 246 secs. Pages in use: 90
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-12: DISJ true state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-03: CONJ 0 3 0 0 9 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-05: CONJ 0 1 0 0 4 0 0 3
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-09: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-13: CONJ 0 1 0 0 6 0 0 2
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 86 CTL EXCL 70/244 30/2000 StigmergyElection-PT-06b-CTLFireability-2023-15 6249843 m, 96040 m/sec, 22444940 t fired, .
[[35mlola[0m][.] 91 EF STEQ 246/3595 0/5 StigmergyElection-PT-06b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 251 secs. Pages in use: 90
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-12: DISJ true state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-03: CONJ 0 3 0 0 9 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-05: CONJ 0 1 0 0 4 0 0 3
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-09: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-13: CONJ 0 1 0 0 6 0 0 2
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 86 CTL EXCL 75/244 32/2000 StigmergyElection-PT-06b-CTLFireability-2023-15 6783383 m, 106708 m/sec, 24081732 t fired, .
[[35mlola[0m][.] 91 EF STEQ 251/3595 0/5 StigmergyElection-PT-06b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 256 secs. Pages in use: 90
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-12: DISJ true state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-03: CONJ 0 3 0 0 9 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-05: CONJ 0 1 0 0 4 0 0 3
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-09: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-13: CONJ 0 1 0 0 6 0 0 2
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 86 CTL EXCL 80/244 34/2000 StigmergyElection-PT-06b-CTLFireability-2023-15 7208514 m, 85026 m/sec, 25705958 t fired, .
[[35mlola[0m][.] 91 EF STEQ 256/3595 0/5 StigmergyElection-PT-06b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 261 secs. Pages in use: 90
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-12: DISJ true state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-03: CONJ 0 3 0 0 9 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-05: CONJ 0 1 0 0 4 0 0 3
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-09: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-13: CONJ 0 1 0 0 6 0 0 2
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 86 CTL EXCL 85/244 36/2000 StigmergyElection-PT-06b-CTLFireability-2023-15 7594327 m, 77162 m/sec, 27293981 t fired, .
[[35mlola[0m][.] 91 EF STEQ 261/3595 0/5 StigmergyElection-PT-06b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 266 secs. Pages in use: 90
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-12: DISJ true state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-03: CONJ 0 3 0 0 9 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-05: CONJ 0 1 0 0 4 0 0 3
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-09: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-13: CONJ 0 1 0 0 6 0 0 2
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 86 CTL EXCL 90/244 38/2000 StigmergyElection-PT-06b-CTLFireability-2023-15 7973842 m, 75903 m/sec, 28863676 t fired, .
[[35mlola[0m][.] 91 EF STEQ 266/3595 0/5 StigmergyElection-PT-06b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 271 secs. Pages in use: 90
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-12: DISJ true state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-03: CONJ 0 3 0 0 9 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-05: CONJ 0 1 0 0 4 0 0 3
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-09: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-13: CONJ 0 1 0 0 6 0 0 2
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 86 CTL EXCL 95/244 40/2000 StigmergyElection-PT-06b-CTLFireability-2023-15 8385004 m, 82232 m/sec, 30401847 t fired, .
[[35mlola[0m][.] 91 EF STEQ 271/3595 0/5 StigmergyElection-PT-06b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 276 secs. Pages in use: 90
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-12: DISJ true state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-03: CONJ 0 3 0 0 9 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-05: CONJ 0 1 0 0 4 0 0 3
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-09: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-13: CONJ 0 1 0 0 6 0 0 2
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 86 CTL EXCL 100/244 42/2000 StigmergyElection-PT-06b-CTLFireability-2023-15 8807921 m, 84583 m/sec, 31999029 t fired, .
[[35mlola[0m][.] 91 EF STEQ 276/3595 0/5 StigmergyElection-PT-06b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 281 secs. Pages in use: 90
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-12: DISJ true state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-03: CONJ 0 3 0 0 9 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-05: CONJ 0 1 0 0 4 0 0 3
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-09: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-13: CONJ 0 1 0 0 6 0 0 2
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 86 CTL EXCL 105/244 43/2000 StigmergyElection-PT-06b-CTLFireability-2023-15 9189758 m, 76367 m/sec, 33664608 t fired, .
[[35mlola[0m][.] 91 EF STEQ 281/3595 0/5 StigmergyElection-PT-06b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 286 secs. Pages in use: 90
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-12: DISJ true state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-03: CONJ 0 3 0 0 9 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-05: CONJ 0 1 0 0 4 0 0 3
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-09: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-13: CONJ 0 1 0 0 6 0 0 2
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 86 CTL EXCL 110/244 45/2000 StigmergyElection-PT-06b-CTLFireability-2023-15 9598760 m, 81800 m/sec, 35272340 t fired, .
[[35mlola[0m][.] 91 EF STEQ 286/3595 0/5 StigmergyElection-PT-06b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 291 secs. Pages in use: 90
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-12: DISJ true state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-03: CONJ 0 3 0 0 9 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-05: CONJ 0 1 0 0 4 0 0 3
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-09: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-13: CONJ 0 1 0 0 6 0 0 2
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 86 CTL EXCL 115/244 47/2000 StigmergyElection-PT-06b-CTLFireability-2023-15 10047896 m, 89827 m/sec, 36874034 t fired, .
[[35mlola[0m][.] 91 EF STEQ 291/3595 0/5 StigmergyElection-PT-06b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 296 secs. Pages in use: 90
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-12: DISJ true state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-03: CONJ 0 3 0 0 9 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-05: CONJ 0 1 0 0 4 0 0 3
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-09: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-13: CONJ 0 1 0 0 6 0 0 2
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 86 CTL EXCL 120/244 50/2000 StigmergyElection-PT-06b-CTLFireability-2023-15 10548971 m, 100215 m/sec, 38448084 t fired, .
[[35mlola[0m][.] 91 EF STEQ 296/3595 0/5 StigmergyElection-PT-06b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 301 secs. Pages in use: 90
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-12: DISJ true state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-03: CONJ 0 3 0 0 9 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-05: CONJ 0 1 0 0 4 0 0 3
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-09: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-13: CONJ 0 1 0 0 6 0 0 2
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 86 CTL EXCL 125/244 52/2000 StigmergyElection-PT-06b-CTLFireability-2023-15 11006801 m, 91566 m/sec, 40013821 t fired, .
[[35mlola[0m][.] 91 EF STEQ 301/3595 0/5 StigmergyElection-PT-06b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 306 secs. Pages in use: 90
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-12: DISJ true state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-03: CONJ 0 3 0 0 9 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-05: CONJ 0 1 0 0 4 0 0 3
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-09: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-13: CONJ 0 1 0 0 6 0 0 2
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 86 CTL EXCL 130/244 54/2000 StigmergyElection-PT-06b-CTLFireability-2023-15 11501215 m, 98882 m/sec, 41603799 t fired, .
[[35mlola[0m][.] 91 EF STEQ 306/3595 0/5 StigmergyElection-PT-06b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 311 secs. Pages in use: 90
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-12: DISJ true state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-03: CONJ 0 3 0 0 9 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-05: CONJ 0 1 0 0 4 0 0 3
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-09: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-13: CONJ 0 1 0 0 6 0 0 2
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 86 CTL EXCL 135/244 56/2000 StigmergyElection-PT-06b-CTLFireability-2023-15 12010405 m, 101838 m/sec, 43202149 t fired, .
[[35mlola[0m][.] 91 EF STEQ 311/3595 0/5 StigmergyElection-PT-06b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 316 secs. Pages in use: 90
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-12: DISJ true state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-03: CONJ 0 3 0 0 9 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-05: CONJ 0 1 0 0 4 0 0 3
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-09: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-13: CONJ 0 1 0 0 6 0 0 2
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 86 CTL EXCL 140/244 58/2000 StigmergyElection-PT-06b-CTLFireability-2023-15 12372965 m, 72512 m/sec, 44757245 t fired, .
[[35mlola[0m][.] 91 EF STEQ 316/3595 0/5 StigmergyElection-PT-06b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 321 secs. Pages in use: 90
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-12: DISJ true state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-03: CONJ 0 3 0 0 9 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-05: CONJ 0 1 0 0 4 0 0 3
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-09: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-13: CONJ 0 1 0 0 6 0 0 2
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 86 CTL EXCL 145/244 60/2000 StigmergyElection-PT-06b-CTLFireability-2023-15 12758270 m, 77061 m/sec, 46323893 t fired, .
[[35mlola[0m][.] 91 EF STEQ 321/3595 0/5 StigmergyElection-PT-06b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 326 secs. Pages in use: 90
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-12: DISJ true state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-03: CONJ 0 3 0 0 9 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-05: CONJ 0 1 0 0 4 0 0 3
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-09: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-13: CONJ 0 1 0 0 6 0 0 2
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 86 CTL EXCL 150/244 62/2000 StigmergyElection-PT-06b-CTLFireability-2023-15 13122738 m, 72893 m/sec, 47853704 t fired, .
[[35mlola[0m][.] 91 EF STEQ 326/3595 0/5 StigmergyElection-PT-06b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 331 secs. Pages in use: 90
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-12: DISJ true state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-03: CONJ 0 3 0 0 9 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-05: CONJ 0 1 0 0 4 0 0 3
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-09: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-13: CONJ 0 1 0 0 6 0 0 2
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 86 CTL EXCL 155/244 64/2000 StigmergyElection-PT-06b-CTLFireability-2023-15 13542577 m, 83967 m/sec, 49393266 t fired, .
[[35mlola[0m][.] 91 EF STEQ 331/3595 0/5 StigmergyElection-PT-06b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 336 secs. Pages in use: 90
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-12: DISJ true state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-03: CONJ 0 3 0 0 9 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-05: CONJ 0 1 0 0 4 0 0 3
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-09: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-13: CONJ 0 1 0 0 6 0 0 2
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 86 CTL EXCL 160/244 66/2000 StigmergyElection-PT-06b-CTLFireability-2023-15 13966757 m, 84836 m/sec, 51038610 t fired, .
[[35mlola[0m][.] 91 EF STEQ 336/3595 0/5 StigmergyElection-PT-06b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 341 secs. Pages in use: 90
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-12: DISJ true state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-03: CONJ 0 3 0 0 9 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-05: CONJ 0 1 0 0 4 0 0 3
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-09: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-13: CONJ 0 1 0 0 6 0 0 2
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 86 CTL EXCL 165/244 67/2000 StigmergyElection-PT-06b-CTLFireability-2023-15 14337135 m, 74075 m/sec, 52660427 t fired, .
[[35mlola[0m][.] 91 EF STEQ 341/3595 0/5 StigmergyElection-PT-06b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 346 secs. Pages in use: 90
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-12: DISJ true state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-03: CONJ 0 3 0 0 9 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-05: CONJ 0 1 0 0 4 0 0 3
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-09: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-13: CONJ 0 1 0 0 6 0 0 2
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 86 CTL EXCL 170/244 69/2000 StigmergyElection-PT-06b-CTLFireability-2023-15 14775416 m, 87656 m/sec, 54258959 t fired, .
[[35mlola[0m][.] 91 EF STEQ 346/3595 0/5 StigmergyElection-PT-06b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 351 secs. Pages in use: 90
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-12: DISJ true state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-03: CONJ 0 3 0 0 9 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-05: CONJ 0 1 0 0 4 0 0 3
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-09: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-13: CONJ 0 1 0 0 6 0 0 2
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 86 CTL EXCL 175/244 72/2000 StigmergyElection-PT-06b-CTLFireability-2023-15 15257023 m, 96321 m/sec, 55865965 t fired, .
[[35mlola[0m][.] 91 EF STEQ 351/3595 0/5 StigmergyElection-PT-06b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 356 secs. Pages in use: 90
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-12: DISJ true state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-03: CONJ 0 3 0 0 9 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-05: CONJ 0 1 0 0 4 0 0 3
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-09: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-13: CONJ 0 1 0 0 6 0 0 2
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 86 CTL EXCL 180/244 74/2000 StigmergyElection-PT-06b-CTLFireability-2023-15 15733277 m, 95250 m/sec, 57426941 t fired, .
[[35mlola[0m][.] 91 EF STEQ 356/3595 0/5 StigmergyElection-PT-06b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 361 secs. Pages in use: 90
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-12: DISJ true state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-03: CONJ 0 3 0 0 9 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-05: CONJ 0 1 0 0 4 0 0 3
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-09: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-13: CONJ 0 1 0 0 6 0 0 2
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 86 CTL EXCL 185/244 76/2000 StigmergyElection-PT-06b-CTLFireability-2023-15 16189506 m, 91245 m/sec, 59001822 t fired, .
[[35mlola[0m][.] 91 EF STEQ 361/3595 0/5 StigmergyElection-PT-06b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 366 secs. Pages in use: 90
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-12: DISJ true state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-03: CONJ 0 3 0 0 9 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-05: CONJ 0 1 0 0 4 0 0 3
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-09: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-13: CONJ 0 1 0 0 6 0 0 2
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 86 CTL EXCL 190/244 78/2000 StigmergyElection-PT-06b-CTLFireability-2023-15 16724489 m, 106996 m/sec, 60625712 t fired, .
[[35mlola[0m][.] 91 EF STEQ 366/3595 0/5 StigmergyElection-PT-06b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 371 secs. Pages in use: 90
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-12: DISJ true state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-03: CONJ 0 3 0 0 9 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-05: CONJ 0 1 0 0 4 0 0 3
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-09: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-13: CONJ 0 1 0 0 6 0 0 2
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 86 CTL EXCL 195/244 80/2000 StigmergyElection-PT-06b-CTLFireability-2023-15 17156117 m, 86325 m/sec, 62208265 t fired, .
[[35mlola[0m][.] 91 EF STEQ 371/3595 0/5 StigmergyElection-PT-06b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 376 secs. Pages in use: 90
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-12: DISJ true state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-03: CONJ 0 3 0 0 9 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-05: CONJ 0 1 0 0 4 0 0 3
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-09: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-13: CONJ 0 1 0 0 6 0 0 2
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 86 CTL EXCL 200/244 82/2000 StigmergyElection-PT-06b-CTLFireability-2023-15 17537301 m, 76236 m/sec, 63787245 t fired, .
[[35mlola[0m][.] 91 EF STEQ 376/3595 0/5 StigmergyElection-PT-06b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 381 secs. Pages in use: 90
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-12: DISJ true state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-03: CONJ 0 3 0 0 9 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-05: CONJ 0 1 0 0 4 0 0 3
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-09: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-13: CONJ 0 1 0 0 6 0 0 2
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 86 CTL EXCL 205/244 84/2000 StigmergyElection-PT-06b-CTLFireability-2023-15 17936315 m, 79802 m/sec, 65359531 t fired, .
[[35mlola[0m][.] 91 EF STEQ 381/3595 0/5 StigmergyElection-PT-06b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 386 secs. Pages in use: 90
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-12: DISJ true state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-03: CONJ 0 3 0 0 9 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-05: CONJ 0 1 0 0 4 0 0 3
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-09: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-13: CONJ 0 1 0 0 6 0 0 2
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 86 CTL EXCL 210/244 86/2000 StigmergyElection-PT-06b-CTLFireability-2023-15 18335800 m, 79897 m/sec, 66885014 t fired, .
[[35mlola[0m][.] 91 EF STEQ 386/3595 0/5 StigmergyElection-PT-06b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 391 secs. Pages in use: 90
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-12: DISJ true state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-03: CONJ 0 3 0 0 9 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-05: CONJ 0 1 0 0 4 0 0 3
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-09: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-13: CONJ 0 1 0 0 6 0 0 2
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 86 CTL EXCL 215/244 88/2000 StigmergyElection-PT-06b-CTLFireability-2023-15 18739991 m, 80838 m/sec, 68439236 t fired, .
[[35mlola[0m][.] 91 EF STEQ 391/3595 0/5 StigmergyElection-PT-06b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 396 secs. Pages in use: 90
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-12: DISJ true state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-03: CONJ 0 3 0 0 9 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-05: CONJ 0 1 0 0 4 0 0 3
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-09: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-13: CONJ 0 1 0 0 6 0 0 2
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 86 CTL EXCL 220/244 90/2000 StigmergyElection-PT-06b-CTLFireability-2023-15 19123724 m, 76746 m/sec, 70077836 t fired, .
[[35mlola[0m][.] 91 EF STEQ 396/3595 0/5 StigmergyElection-PT-06b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 401 secs. Pages in use: 90
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-12: DISJ true state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-03: CONJ 0 3 0 0 9 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-05: CONJ 0 1 0 0 4 0 0 3
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-09: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-13: CONJ 0 1 0 0 6 0 0 2
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 86 CTL EXCL 225/244 91/2000 StigmergyElection-PT-06b-CTLFireability-2023-15 19516532 m, 78561 m/sec, 71651459 t fired, .
[[35mlola[0m][.] 91 EF STEQ 401/3595 0/5 StigmergyElection-PT-06b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 406 secs. Pages in use: 91
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-12: DISJ true state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-03: CONJ 0 3 0 0 9 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-05: CONJ 0 1 0 0 4 0 0 3
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-09: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-13: CONJ 0 1 0 0 6 0 0 2
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 86 CTL EXCL 230/244 93/2000 StigmergyElection-PT-06b-CTLFireability-2023-15 19941205 m, 84934 m/sec, 73241713 t fired, .
[[35mlola[0m][.] 91 EF STEQ 406/3595 0/5 StigmergyElection-PT-06b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 411 secs. Pages in use: 93
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-12: DISJ true state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-03: CONJ 0 3 0 0 9 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-05: CONJ 0 1 0 0 4 0 0 3
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-09: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-13: CONJ 0 1 0 0 6 0 0 2
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 86 CTL EXCL 235/244 96/2000 StigmergyElection-PT-06b-CTLFireability-2023-15 20431004 m, 97959 m/sec, 74825523 t fired, .
[[35mlola[0m][.] 91 EF STEQ 411/3595 0/5 StigmergyElection-PT-06b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 416 secs. Pages in use: 96
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-12: DISJ true state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-03: CONJ 0 3 0 0 9 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-05: CONJ 0 1 0 0 4 0 0 3
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-09: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-13: CONJ 0 1 0 0 6 0 0 2
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 86 CTL EXCL 240/244 98/2000 StigmergyElection-PT-06b-CTLFireability-2023-15 20881977 m, 90194 m/sec, 76374205 t fired, .
[[35mlola[0m][.] 91 EF STEQ 416/3595 0/5 StigmergyElection-PT-06b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 421 secs. Pages in use: 98
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 86 (type EXCL) for StigmergyElection-PT-06b-CTLFireability-2023-15 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-12: DISJ true state space /EXEF[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-03: CONJ 0 3 0 0 9 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-05: CONJ 0 1 0 0 4 0 0 3
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-09: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-13: CONJ 0 1 0 0 6 0 0 2
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-15: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 91 EF STEQ 421/3595 0/5 StigmergyElection-PT-06b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 426 secs. Pages in use: 100
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 83 (type EXCL) for 82 StigmergyElection-PT-06b-CTLFireability-2023-14
[[35mlola[0m][I] time limit : 244 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 86 (type EXCL) for 85 StigmergyElection-PT-06b-CTLFireability-2023-15
[[35mlola[0m][I] time limit : 3174 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 83 (type EXCL) for StigmergyElection-PT-06b-CTLFireability-2023-14
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 6908
[[35mlola[0m][I] fired transitions : 8255
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-12: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-03: CONJ 0 3 0 0 9 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-05: CONJ 0 1 0 0 4 0 0 3
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-09: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-13: CONJ 0 1 0 0 6 0 0 2
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 86 CTL EXCL 5/244 3/5 StigmergyElection-PT-06b-CTLFireability-2023-15 503113 m, -4075772 m/sec, 1577997 t fired, .
[[35mlola[0m][.] 91 EF STEQ 426/3595 0/5 StigmergyElection-PT-06b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 431 secs. Pages in use: 106
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-12: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-03: CONJ 0 3 0 0 9 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-05: CONJ 0 1 0 0 4 0 0 3
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-09: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-13: CONJ 0 1 0 0 6 0 0 2
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 86 CTL EXCL 10/244 5/5 StigmergyElection-PT-06b-CTLFireability-2023-15 970667 m, 93510 m/sec, 3168009 t fired, .
[[35mlola[0m][.] 91 EF STEQ 431/3595 0/5 StigmergyElection-PT-06b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 436 secs. Pages in use: 110
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 86 (type EXCL) for StigmergyElection-PT-06b-CTLFireability-2023-15 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-12: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-03: CONJ 0 3 0 0 9 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-05: CONJ 0 1 0 0 4 0 0 3
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-09: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-13: CONJ 0 1 0 0 6 0 0 2
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 91 EF STEQ 436/3595 0/5 StigmergyElection-PT-06b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 441 secs. Pages in use: 110
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 70 (type EXCL) for 67 StigmergyElection-PT-06b-CTLFireability-2023-13
[[35mlola[0m][I] time limit : 263 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 70 (type EXCL) for StigmergyElection-PT-06b-CTLFireability-2023-13
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 214
[[35mlola[0m][I] fired transitions : 214
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 55 (type EXCL) for 54 StigmergyElection-PT-06b-CTLFireability-2024-10
[[35mlola[0m][I] time limit : 287 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-12: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-CTLFireability-2023-13: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-03: CONJ 0 3 0 0 9 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-05: CONJ 0 1 0 0 4 0 0 3
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-09: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 CTL EXCL 5/287 2/2000 StigmergyElection-PT-06b-CTLFireability-2024-10 330815 m, 66163 m/sec, 1638180 t fired, .
[[35mlola[0m][.] 91 EF STEQ 441/3595 0/5 StigmergyElection-PT-06b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 446 secs. Pages in use: 110
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-12: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-CTLFireability-2023-13: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-03: CONJ 0 3 0 0 9 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-05: CONJ 0 1 0 0 4 0 0 3
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-09: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 CTL EXCL 10/287 4/2000 StigmergyElection-PT-06b-CTLFireability-2024-10 619200 m, 57677 m/sec, 3142947 t fired, .
[[35mlola[0m][.] 91 EF STEQ 446/3595 0/5 StigmergyElection-PT-06b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 451 secs. Pages in use: 114
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-12: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-CTLFireability-2023-13: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-03: CONJ 0 3 0 0 9 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-05: CONJ 0 1 0 0 4 0 0 3
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-09: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 CTL EXCL 15/287 5/2000 StigmergyElection-PT-06b-CTLFireability-2024-10 901264 m, 56412 m/sec, 4595667 t fired, .
[[35mlola[0m][.] 91 EF STEQ 451/3595 0/5 StigmergyElection-PT-06b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 456 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-12: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-CTLFireability-2023-13: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-03: CONJ 0 3 0 0 9 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-05: CONJ 0 1 0 0 4 0 0 3
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-09: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 CTL EXCL 20/287 6/2000 StigmergyElection-PT-06b-CTLFireability-2024-10 1174423 m, 54631 m/sec, 6092664 t fired, .
[[35mlola[0m][.] 91 EF STEQ 456/3595 0/5 StigmergyElection-PT-06b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 461 secs. Pages in use: 120
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-12: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-CTLFireability-2023-13: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-03: CONJ 0 3 0 0 9 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-05: CONJ 0 1 0 0 4 0 0 3
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-09: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 CTL EXCL 25/287 7/2000 StigmergyElection-PT-06b-CTLFireability-2024-10 1454546 m, 56024 m/sec, 7584192 t fired, .
[[35mlola[0m][.] 91 EF STEQ 461/3595 0/5 StigmergyElection-PT-06b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 466 secs. Pages in use: 123
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-12: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-CTLFireability-2023-13: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-03: CONJ 0 3 0 0 9 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-05: CONJ 0 1 0 0 4 0 0 3
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-09: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 CTL EXCL 30/287 9/2000 StigmergyElection-PT-06b-CTLFireability-2024-10 1737107 m, 56512 m/sec, 9074994 t fired, .
[[35mlola[0m][.] 91 EF STEQ 466/3595 0/5 StigmergyElection-PT-06b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 471 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-12: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-CTLFireability-2023-13: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-03: CONJ 0 3 0 0 9 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-05: CONJ 0 1 0 0 4 0 0 3
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-09: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 CTL EXCL 35/287 10/2000 StigmergyElection-PT-06b-CTLFireability-2024-10 2036190 m, 59816 m/sec, 10573119 t fired, .
[[35mlola[0m][.] 91 EF STEQ 471/3595 0/5 StigmergyElection-PT-06b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 476 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-12: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-CTLFireability-2023-13: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-03: CONJ 0 3 0 0 9 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-05: CONJ 0 1 0 0 4 0 0 3
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-09: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 CTL EXCL 40/287 11/2000 StigmergyElection-PT-06b-CTLFireability-2024-10 2315091 m, 55780 m/sec, 12050821 t fired, .
[[35mlola[0m][.] 91 EF STEQ 476/3595 0/5 StigmergyElection-PT-06b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 481 secs. Pages in use: 133
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-12: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-CTLFireability-2023-13: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-03: CONJ 0 3 0 0 9 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-05: CONJ 0 1 0 0 4 0 0 3
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-09: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 CTL EXCL 45/287 13/2000 StigmergyElection-PT-06b-CTLFireability-2024-10 2553600 m, 47701 m/sec, 13554140 t fired, .
[[35mlola[0m][.] 91 EF STEQ 481/3595 0/5 StigmergyElection-PT-06b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 486 secs. Pages in use: 136
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-12: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-CTLFireability-2023-13: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-03: CONJ 0 3 0 0 9 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-05: CONJ 0 1 0 0 4 0 0 3
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-09: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 CTL EXCL 50/287 14/2000 StigmergyElection-PT-06b-CTLFireability-2024-10 2788717 m, 47023 m/sec, 15025144 t fired, .
[[35mlola[0m][.] 91 EF STEQ 486/3595 0/5 StigmergyElection-PT-06b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 491 secs. Pages in use: 139
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-12: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-CTLFireability-2023-13: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-03: CONJ 0 3 0 0 9 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-05: CONJ 0 1 0 0 4 0 0 3
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-09: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 CTL EXCL 55/287 15/2000 StigmergyElection-PT-06b-CTLFireability-2024-10 3031699 m, 48596 m/sec, 16470671 t fired, .
[[35mlola[0m][.] 91 EF STEQ 491/3595 0/5 StigmergyElection-PT-06b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 496 secs. Pages in use: 142
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-12: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-CTLFireability-2023-13: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-03: CONJ 0 3 0 0 9 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-05: CONJ 0 1 0 0 4 0 0 3
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-09: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 CTL EXCL 60/287 16/2000 StigmergyElection-PT-06b-CTLFireability-2024-10 3262037 m, 46067 m/sec, 17904495 t fired, .
[[35mlola[0m][.] 91 EF STEQ 496/3595 0/5 StigmergyElection-PT-06b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 501 secs. Pages in use: 145
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-12: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-CTLFireability-2023-13: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-03: CONJ 0 3 0 0 9 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-05: CONJ 0 1 0 0 4 0 0 3
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-09: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 CTL EXCL 65/287 17/2000 StigmergyElection-PT-06b-CTLFireability-2024-10 3514778 m, 50548 m/sec, 19319876 t fired, .
[[35mlola[0m][.] 91 EF STEQ 501/3595 0/5 StigmergyElection-PT-06b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 506 secs. Pages in use: 147
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-12: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-CTLFireability-2023-13: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-03: CONJ 0 3 0 0 9 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-05: CONJ 0 1 0 0 4 0 0 3
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-09: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 CTL EXCL 70/287 18/2000 StigmergyElection-PT-06b-CTLFireability-2024-10 3744630 m, 45970 m/sec, 20722497 t fired, .
[[35mlola[0m][.] 91 EF STEQ 506/3595 0/5 StigmergyElection-PT-06b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 511 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-12: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-CTLFireability-2023-13: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-03: CONJ 0 3 0 0 9 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-05: CONJ 0 1 0 0 4 0 0 3
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-09: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 CTL EXCL 75/287 19/2000 StigmergyElection-PT-06b-CTLFireability-2024-10 4024534 m, 55980 m/sec, 22246760 t fired, .
[[35mlola[0m][.] 91 EF STEQ 511/3595 0/5 StigmergyElection-PT-06b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 516 secs. Pages in use: 152
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-12: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-CTLFireability-2023-13: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-03: CONJ 0 3 0 0 9 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-05: CONJ 0 1 0 0 4 0 0 3
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-09: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 CTL EXCL 80/287 21/2000 StigmergyElection-PT-06b-CTLFireability-2024-10 4270247 m, 49142 m/sec, 23824573 t fired, .
[[35mlola[0m][.] 91 EF STEQ 516/3595 0/5 StigmergyElection-PT-06b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 521 secs. Pages in use: 155
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-12: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-CTLFireability-2023-13: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-03: CONJ 0 3 0 0 9 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-05: CONJ 0 1 0 0 4 0 0 3
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-09: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 CTL EXCL 85/287 22/2000 StigmergyElection-PT-06b-CTLFireability-2024-10 4515226 m, 48995 m/sec, 25368946 t fired, .
[[35mlola[0m][.] 91 EF STEQ 521/3595 0/5 StigmergyElection-PT-06b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 526 secs. Pages in use: 158
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-12: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-CTLFireability-2023-13: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-03: CONJ 0 3 0 0 9 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-05: CONJ 0 1 0 0 4 0 0 3
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-09: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 CTL EXCL 90/287 23/2000 StigmergyElection-PT-06b-CTLFireability-2024-10 4771560 m, 51266 m/sec, 26858177 t fired, .
[[35mlola[0m][.] 91 EF STEQ 526/3595 0/5 StigmergyElection-PT-06b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 531 secs. Pages in use: 161
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-12: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-CTLFireability-2023-13: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-03: CONJ 0 3 0 0 9 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-05: CONJ 0 1 0 0 4 0 0 3
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-09: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 CTL EXCL 95/287 24/2000 StigmergyElection-PT-06b-CTLFireability-2024-10 5031162 m, 51920 m/sec, 28336903 t fired, .
[[35mlola[0m][.] 91 EF STEQ 531/3595 0/5 StigmergyElection-PT-06b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 536 secs. Pages in use: 163
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-12: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-CTLFireability-2023-13: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-03: CONJ 0 3 0 0 9 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-05: CONJ 0 1 0 0 4 0 0 3
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-09: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 CTL EXCL 100/287 25/2000 StigmergyElection-PT-06b-CTLFireability-2024-10 5293369 m, 52441 m/sec, 29812373 t fired, .
[[35mlola[0m][.] 91 EF STEQ 536/3595 0/5 StigmergyElection-PT-06b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 541 secs. Pages in use: 166
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-12: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-CTLFireability-2023-13: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-03: CONJ 0 3 0 0 9 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-05: CONJ 0 1 0 0 4 0 0 3
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-09: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 CTL EXCL 105/287 26/2000 StigmergyElection-PT-06b-CTLFireability-2024-10 5547831 m, 50892 m/sec, 31300624 t fired, .
[[35mlola[0m][.] 91 EF STEQ 541/3595 0/5 StigmergyElection-PT-06b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 546 secs. Pages in use: 169
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-12: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-CTLFireability-2023-13: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-03: CONJ 0 3 0 0 9 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-05: CONJ 0 1 0 0 4 0 0 3
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-09: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 CTL EXCL 110/287 28/2000 StigmergyElection-PT-06b-CTLFireability-2024-10 5802408 m, 50915 m/sec, 32732942 t fired, .
[[35mlola[0m][.] 91 EF STEQ 546/3595 0/5 StigmergyElection-PT-06b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 551 secs. Pages in use: 173
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-12: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-CTLFireability-2023-13: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-03: CONJ 0 3 0 0 9 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-05: CONJ 0 1 0 0 4 0 0 3
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-09: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 CTL EXCL 115/287 29/2000 StigmergyElection-PT-06b-CTLFireability-2024-10 6044681 m, 48454 m/sec, 34186658 t fired, .
[[35mlola[0m][.] 91 EF STEQ 551/3595 0/5 StigmergyElection-PT-06b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 556 secs. Pages in use: 176
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-12: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-CTLFireability-2023-13: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-03: CONJ 0 3 0 0 9 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-05: CONJ 0 1 0 0 4 0 0 3
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-09: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 CTL EXCL 120/287 30/2000 StigmergyElection-PT-06b-CTLFireability-2024-10 6274458 m, 45955 m/sec, 35605498 t fired, .
[[35mlola[0m][.] 91 EF STEQ 556/3595 0/5 StigmergyElection-PT-06b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 561 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-12: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-CTLFireability-2023-13: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-03: CONJ 0 3 0 0 9 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-05: CONJ 0 1 0 0 4 0 0 3
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-09: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 CTL EXCL 125/287 31/2000 StigmergyElection-PT-06b-CTLFireability-2024-10 6525799 m, 50268 m/sec, 37053887 t fired, .
[[35mlola[0m][.] 91 EF STEQ 561/3595 0/5 StigmergyElection-PT-06b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 566 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-12: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-CTLFireability-2023-13: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-03: CONJ 0 3 0 0 9 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-05: CONJ 0 1 0 0 4 0 0 3
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-09: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 CTL EXCL 130/287 32/2000 StigmergyElection-PT-06b-CTLFireability-2024-10 6775138 m, 49867 m/sec, 38498763 t fired, .
[[35mlola[0m][.] 91 EF STEQ 566/3595 0/5 StigmergyElection-PT-06b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 571 secs. Pages in use: 185
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-12: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-CTLFireability-2023-13: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-03: CONJ 0 3 0 0 9 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-05: CONJ 0 1 0 0 4 0 0 3
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-09: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 CTL EXCL 135/287 33/2000 StigmergyElection-PT-06b-CTLFireability-2024-10 7046320 m, 54236 m/sec, 39932679 t fired, .
[[35mlola[0m][.] 91 EF STEQ 571/3595 0/5 StigmergyElection-PT-06b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 576 secs. Pages in use: 188
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-12: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-CTLFireability-2023-13: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-03: CONJ 0 3 0 0 9 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-05: CONJ 0 1 0 0 4 0 0 3
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-09: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 CTL EXCL 140/287 34/2000 StigmergyElection-PT-06b-CTLFireability-2024-10 7251510 m, 41038 m/sec, 41379157 t fired, .
[[35mlola[0m][.] 91 EF STEQ 576/3595 0/5 StigmergyElection-PT-06b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 581 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-12: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-CTLFireability-2023-13: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-03: CONJ 0 3 0 0 9 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-05: CONJ 0 1 0 0 4 0 0 3
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-09: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 CTL EXCL 145/287 35/2000 StigmergyElection-PT-06b-CTLFireability-2024-10 7477277 m, 45153 m/sec, 42830249 t fired, .
[[35mlola[0m][.] 91 EF STEQ 581/3595 0/5 StigmergyElection-PT-06b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 586 secs. Pages in use: 194
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-12: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-CTLFireability-2023-13: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-03: CONJ 0 3 0 0 9 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-05: CONJ 0 1 0 0 4 0 0 3
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-09: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 CTL EXCL 150/287 36/2000 StigmergyElection-PT-06b-CTLFireability-2024-10 7689161 m, 42376 m/sec, 44273725 t fired, .
[[35mlola[0m][.] 91 EF STEQ 586/3595 0/5 StigmergyElection-PT-06b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 591 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-12: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-CTLFireability-2023-13: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-03: CONJ 0 3 0 0 9 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-05: CONJ 0 1 0 0 4 0 0 3
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-09: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 CTL EXCL 155/287 37/2000 StigmergyElection-PT-06b-CTLFireability-2024-10 7875724 m, 37312 m/sec, 45654344 t fired, .
[[35mlola[0m][.] 91 EF STEQ 591/3595 0/5 StigmergyElection-PT-06b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 596 secs. Pages in use: 199
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-12: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-CTLFireability-2023-13: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-03: CONJ 0 3 0 0 9 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-05: CONJ 0 1 0 0 4 0 0 3
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-09: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 CTL EXCL 160/287 38/2000 StigmergyElection-PT-06b-CTLFireability-2024-10 8073247 m, 39504 m/sec, 47055134 t fired, .
[[35mlola[0m][.] 91 EF STEQ 596/3595 0/5 StigmergyElection-PT-06b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 601 secs. Pages in use: 202
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-12: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-CTLFireability-2023-13: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-03: CONJ 0 3 0 0 9 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-05: CONJ 0 1 0 0 4 0 0 3
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-09: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 CTL EXCL 165/287 39/2000 StigmergyElection-PT-06b-CTLFireability-2024-10 8317532 m, 48857 m/sec, 48524242 t fired, .
[[35mlola[0m][.] 91 EF STEQ 601/3595 0/5 StigmergyElection-PT-06b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 606 secs. Pages in use: 206
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-12: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-CTLFireability-2023-13: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-03: CONJ 0 3 0 0 9 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-05: CONJ 0 1 0 0 4 0 0 3
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-09: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 CTL EXCL 170/287 41/2000 StigmergyElection-PT-06b-CTLFireability-2024-10 8556264 m, 47746 m/sec, 49926052 t fired, .
[[35mlola[0m][.] 91 EF STEQ 606/3595 0/5 StigmergyElection-PT-06b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 611 secs. Pages in use: 210
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-12: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-CTLFireability-2023-13: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-03: CONJ 0 3 0 0 9 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-05: CONJ 0 1 0 0 4 0 0 3
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-09: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 CTL EXCL 175/287 42/2000 StigmergyElection-PT-06b-CTLFireability-2024-10 8808196 m, 50386 m/sec, 51310834 t fired, .
[[35mlola[0m][.] 91 EF STEQ 611/3595 0/5 StigmergyElection-PT-06b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 616 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-12: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-CTLFireability-2023-13: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-03: CONJ 0 3 0 0 9 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-05: CONJ 0 1 0 0 4 0 0 3
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-09: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 CTL EXCL 180/287 43/2000 StigmergyElection-PT-06b-CTLFireability-2024-10 9049205 m, 48201 m/sec, 52802698 t fired, .
[[35mlola[0m][.] 91 EF STEQ 616/3595 0/5 StigmergyElection-PT-06b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 621 secs. Pages in use: 216
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-12: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-CTLFireability-2023-13: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-03: CONJ 0 3 0 0 9 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-05: CONJ 0 1 0 0 4 0 0 3
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-09: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 CTL EXCL 185/287 44/2000 StigmergyElection-PT-06b-CTLFireability-2024-10 9270585 m, 44276 m/sec, 54305344 t fired, .
[[35mlola[0m][.] 91 EF STEQ 621/3595 0/5 StigmergyElection-PT-06b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 626 secs. Pages in use: 219
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-12: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-CTLFireability-2023-13: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-03: CONJ 0 3 0 0 9 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-05: CONJ 0 1 0 0 4 0 0 3
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-09: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 CTL EXCL 190/287 45/2000 StigmergyElection-PT-06b-CTLFireability-2024-10 9493130 m, 44509 m/sec, 55847434 t fired, .
[[35mlola[0m][.] 91 EF STEQ 626/3595 0/5 StigmergyElection-PT-06b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 631 secs. Pages in use: 222
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-12: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-CTLFireability-2023-13: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-03: CONJ 0 3 0 0 9 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-05: CONJ 0 1 0 0 4 0 0 3
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-09: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 CTL EXCL 195/287 46/2000 StigmergyElection-PT-06b-CTLFireability-2024-10 9709024 m, 43178 m/sec, 57323179 t fired, .
[[35mlola[0m][.] 91 EF STEQ 631/3595 0/5 StigmergyElection-PT-06b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 636 secs. Pages in use: 225
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-12: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-CTLFireability-2023-13: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-03: CONJ 0 3 0 0 9 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-05: CONJ 0 1 0 0 4 0 0 3
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-09: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 CTL EXCL 200/287 47/2000 StigmergyElection-PT-06b-CTLFireability-2024-10 9943815 m, 46958 m/sec, 58799334 t fired, .
[[35mlola[0m][.] 91 EF STEQ 636/3595 0/5 StigmergyElection-PT-06b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 641 secs. Pages in use: 227
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-12: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-CTLFireability-2023-13: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-03: CONJ 0 3 0 0 9 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-05: CONJ 0 1 0 0 4 0 0 3
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-09: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 CTL EXCL 205/287 48/2000 StigmergyElection-PT-06b-CTLFireability-2024-10 10189282 m, 49093 m/sec, 60276689 t fired, .
[[35mlola[0m][.] 91 EF STEQ 641/3595 0/5 StigmergyElection-PT-06b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 646 secs. Pages in use: 230
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-12: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-CTLFireability-2023-13: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-03: CONJ 0 3 0 0 9 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-05: CONJ 0 1 0 0 4 0 0 3
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-09: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 CTL EXCL 210/287 49/2000 StigmergyElection-PT-06b-CTLFireability-2024-10 10432199 m, 48583 m/sec, 61745565 t fired, .
[[35mlola[0m][.] 91 EF STEQ 646/3595 0/5 StigmergyElection-PT-06b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 651 secs. Pages in use: 233
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-12: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-CTLFireability-2023-13: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-03: CONJ 0 3 0 0 9 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-05: CONJ 0 1 0 0 4 0 0 3
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-09: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 CTL EXCL 215/287 51/2000 StigmergyElection-PT-06b-CTLFireability-2024-10 10712648 m, 56089 m/sec, 63234540 t fired, .
[[35mlola[0m][.] 91 EF STEQ 651/3595 0/5 StigmergyElection-PT-06b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 656 secs. Pages in use: 237
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-12: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-CTLFireability-2023-13: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-03: CONJ 0 3 0 0 9 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-05: CONJ 0 1 0 0 4 0 0 3
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-09: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 CTL EXCL 220/287 52/2000 StigmergyElection-PT-06b-CTLFireability-2024-10 10987518 m, 54974 m/sec, 64661042 t fired, .
[[35mlola[0m][.] 91 EF STEQ 656/3595 0/5 StigmergyElection-PT-06b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 661 secs. Pages in use: 240
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-12: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-CTLFireability-2023-13: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-03: CONJ 0 3 0 0 9 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-05: CONJ 0 1 0 0 4 0 0 3
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-09: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 CTL EXCL 225/287 53/2000 StigmergyElection-PT-06b-CTLFireability-2024-10 11252916 m, 53079 m/sec, 66116048 t fired, .
[[35mlola[0m][.] 91 EF STEQ 661/3595 0/5 StigmergyElection-PT-06b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 666 secs. Pages in use: 243
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-12: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-CTLFireability-2023-13: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-03: CONJ 0 3 0 0 9 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-05: CONJ 0 1 0 0 4 0 0 3
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-09: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 CTL EXCL 230/287 54/2000 StigmergyElection-PT-06b-CTLFireability-2024-10 11519828 m, 53382 m/sec, 67555508 t fired, .
[[35mlola[0m][.] 91 EF STEQ 666/3595 0/5 StigmergyElection-PT-06b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 671 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-12: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-CTLFireability-2023-13: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-03: CONJ 0 3 0 0 9 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-05: CONJ 0 1 0 0 4 0 0 3
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-09: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 CTL EXCL 235/287 56/2000 StigmergyElection-PT-06b-CTLFireability-2024-10 11783467 m, 52727 m/sec, 69002146 t fired, .
[[35mlola[0m][.] 91 EF STEQ 671/3595 0/5 StigmergyElection-PT-06b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 676 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-12: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-CTLFireability-2023-13: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-03: CONJ 0 3 0 0 9 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-05: CONJ 0 1 0 0 4 0 0 3
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-09: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 CTL EXCL 240/287 57/2000 StigmergyElection-PT-06b-CTLFireability-2024-10 12072379 m, 57782 m/sec, 70441409 t fired, .
[[35mlola[0m][.] 91 EF STEQ 676/3595 0/5 StigmergyElection-PT-06b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 681 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-12: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-CTLFireability-2023-13: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-03: CONJ 0 3 0 0 9 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-05: CONJ 0 1 0 0 4 0 0 3
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-09: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 CTL EXCL 245/287 58/2000 StigmergyElection-PT-06b-CTLFireability-2024-10 12321533 m, 49830 m/sec, 71915226 t fired, .
[[35mlola[0m][.] 91 EF STEQ 681/3595 0/5 StigmergyElection-PT-06b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 686 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-12: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-CTLFireability-2023-13: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-03: CONJ 0 3 0 0 9 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-05: CONJ 0 1 0 0 4 0 0 3
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-09: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 CTL EXCL 250/287 59/2000 StigmergyElection-PT-06b-CTLFireability-2024-10 12567419 m, 49177 m/sec, 73359096 t fired, .
[[35mlola[0m][.] 91 EF STEQ 686/3595 0/5 StigmergyElection-PT-06b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 691 secs. Pages in use: 260
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-12: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-CTLFireability-2023-13: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-03: CONJ 0 3 0 0 9 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-05: CONJ 0 1 0 0 4 0 0 3
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-09: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 CTL EXCL 255/287 60/2000 StigmergyElection-PT-06b-CTLFireability-2024-10 12803610 m, 47238 m/sec, 74805553 t fired, .
[[35mlola[0m][.] 91 EF STEQ 691/3595 0/5 StigmergyElection-PT-06b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 696 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-12: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-CTLFireability-2023-13: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-03: CONJ 0 3 0 0 9 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-05: CONJ 0 1 0 0 4 0 0 3
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-09: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 CTL EXCL 260/287 61/2000 StigmergyElection-PT-06b-CTLFireability-2024-10 13010772 m, 41432 m/sec, 76207261 t fired, .
[[35mlola[0m][.] 91 EF STEQ 696/3595 0/5 StigmergyElection-PT-06b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 701 secs. Pages in use: 266
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-12: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-CTLFireability-2023-13: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-03: CONJ 0 3 0 0 9 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-05: CONJ 0 1 0 0 4 0 0 3
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-09: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 CTL EXCL 265/287 62/2000 StigmergyElection-PT-06b-CTLFireability-2024-10 13249623 m, 47770 m/sec, 77642587 t fired, .
[[35mlola[0m][.] 91 EF STEQ 701/3595 0/5 StigmergyElection-PT-06b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 706 secs. Pages in use: 269
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-12: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-CTLFireability-2023-13: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-03: CONJ 0 3 0 0 9 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-05: CONJ 0 1 0 0 4 0 0 3
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-09: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 CTL EXCL 270/287 64/2000 StigmergyElection-PT-06b-CTLFireability-2024-10 13515684 m, 53212 m/sec, 79101092 t fired, .
[[35mlola[0m][.] 91 EF STEQ 706/3595 0/5 StigmergyElection-PT-06b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 711 secs. Pages in use: 273
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-12: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-CTLFireability-2023-13: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-03: CONJ 0 3 0 0 9 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-05: CONJ 0 1 0 0 4 0 0 3
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-09: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 CTL EXCL 275/287 65/2000 StigmergyElection-PT-06b-CTLFireability-2024-10 13782959 m, 53455 m/sec, 80494231 t fired, .
[[35mlola[0m][.] 91 EF STEQ 711/3595 0/5 StigmergyElection-PT-06b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 716 secs. Pages in use: 275
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-12: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-CTLFireability-2023-13: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-03: CONJ 0 3 0 0 9 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-05: CONJ 0 1 0 0 4 0 0 3
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-09: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 CTL EXCL 280/287 66/2000 StigmergyElection-PT-06b-CTLFireability-2024-10 14042898 m, 51987 m/sec, 81916816 t fired, .
[[35mlola[0m][.] 91 EF STEQ 716/3595 0/5 StigmergyElection-PT-06b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 721 secs. Pages in use: 278
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-12: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-CTLFireability-2023-13: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-03: CONJ 0 3 0 0 9 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-05: CONJ 0 1 0 0 4 0 0 3
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-09: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 CTL EXCL 285/287 67/2000 StigmergyElection-PT-06b-CTLFireability-2024-10 14300549 m, 51530 m/sec, 83431080 t fired, .
[[35mlola[0m][.] 91 EF STEQ 721/3595 0/5 StigmergyElection-PT-06b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 726 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 55 (type EXCL) for StigmergyElection-PT-06b-CTLFireability-2024-10 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-12: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-CTLFireability-2023-13: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-03: CONJ 0 3 0 0 9 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-05: CONJ 0 1 0 0 4 0 0 3
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-09: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-10: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 91 EF STEQ 726/3595 0/5 StigmergyElection-PT-06b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 731 secs. Pages in use: 285
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 46 (type EXCL) for 45 StigmergyElection-PT-06b-CTLFireability-2024-07
[[35mlola[0m][I] time limit : 286 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 55 (type EXCL) for 54 StigmergyElection-PT-06b-CTLFireability-2024-10
[[35mlola[0m][I] time limit : 2869 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-12: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-CTLFireability-2023-13: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-03: CONJ 0 3 0 0 9 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-05: CONJ 0 1 0 0 4 0 0 3
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-09: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 5/286 4/2000 StigmergyElection-PT-06b-CTLFireability-2024-07 670189 m, 134037 m/sec, 1479300 t fired, .
[[35mlola[0m][.] 55 CTL EXCL 4/2869 2/5 StigmergyElection-PT-06b-CTLFireability-2024-10 322717 m, -2795566 m/sec, 1591515 t fired, .
[[35mlola[0m][.] 91 EF STEQ 731/3595 0/5 StigmergyElection-PT-06b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 736 secs. Pages in use: 293
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-12: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-CTLFireability-2023-13: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-03: CONJ 0 3 0 0 9 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-05: CONJ 0 1 0 0 4 0 0 3
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-09: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 10/286 6/2000 StigmergyElection-PT-06b-CTLFireability-2024-07 1237546 m, 113471 m/sec, 3049240 t fired, .
[[35mlola[0m][.] 55 CTL EXCL 9/260 3/5 StigmergyElection-PT-06b-CTLFireability-2024-10 608632 m, 57183 m/sec, 3090567 t fired, .
[[35mlola[0m][.] 91 EF STEQ 736/3595 0/5 StigmergyElection-PT-06b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 741 secs. Pages in use: 298
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-12: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-CTLFireability-2023-13: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-03: CONJ 0 3 0 0 9 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-05: CONJ 0 1 0 0 4 0 0 3
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-09: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 15/286 10/2000 StigmergyElection-PT-06b-CTLFireability-2024-07 1912527 m, 134996 m/sec, 4498905 t fired, .
[[35mlola[0m][.] 55 CTL EXCL 14/260 5/5 StigmergyElection-PT-06b-CTLFireability-2024-10 888118 m, 55897 m/sec, 4531623 t fired, .
[[35mlola[0m][.] 91 EF STEQ 741/3595 0/5 StigmergyElection-PT-06b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 746 secs. Pages in use: 306
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 55 (type EXCL) for StigmergyElection-PT-06b-CTLFireability-2024-10 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-12: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-CTLFireability-2023-13: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-03: CONJ 0 3 0 0 9 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-05: CONJ 0 1 0 0 4 0 0 3
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-09: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 20/286 13/2000 StigmergyElection-PT-06b-CTLFireability-2024-07 2510595 m, 119613 m/sec, 5996523 t fired, .
[[35mlola[0m][.] 91 EF STEQ 746/3595 0/5 StigmergyElection-PT-06b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 751 secs. Pages in use: 309
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-12: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-CTLFireability-2023-13: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-03: CONJ 0 3 0 0 9 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-05: CONJ 0 1 0 0 4 0 0 3
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-09: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 25/286 15/2000 StigmergyElection-PT-06b-CTLFireability-2024-07 3016274 m, 101135 m/sec, 7530567 t fired, .
[[35mlola[0m][.] 91 EF STEQ 751/3595 0/5 StigmergyElection-PT-06b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 756 secs. Pages in use: 311
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-12: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-CTLFireability-2023-13: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-03: CONJ 0 3 0 0 9 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-05: CONJ 0 1 0 0 4 0 0 3
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-09: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 30/286 17/2000 StigmergyElection-PT-06b-CTLFireability-2024-07 3437264 m, 84198 m/sec, 9092454 t fired, .
[[35mlola[0m][.] 91 EF STEQ 756/3595 0/5 StigmergyElection-PT-06b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 761 secs. Pages in use: 315
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-12: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-CTLFireability-2023-13: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-03: CONJ 0 3 0 0 9 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-05: CONJ 0 1 0 0 4 0 0 3
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-09: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 35/286 20/2000 StigmergyElection-PT-06b-CTLFireability-2024-07 3923349 m, 97217 m/sec, 10588849 t fired, .
[[35mlola[0m][.] 91 EF STEQ 761/3595 0/5 StigmergyElection-PT-06b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 766 secs. Pages in use: 320
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-12: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-CTLFireability-2023-13: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-03: CONJ 0 3 0 0 9 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-05: CONJ 0 1 0 0 4 0 0 3
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-09: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 40/286 22/2000 StigmergyElection-PT-06b-CTLFireability-2024-07 4326837 m, 80697 m/sec, 12082088 t fired, .
[[35mlola[0m][.] 91 EF STEQ 766/3595 0/5 StigmergyElection-PT-06b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 771 secs. Pages in use: 323
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-12: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-CTLFireability-2023-13: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-03: CONJ 0 3 0 0 9 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-05: CONJ 0 1 0 0 4 0 0 3
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-09: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 45/286 25/2000 StigmergyElection-PT-06b-CTLFireability-2024-07 4791888 m, 93010 m/sec, 13513316 t fired, .
[[35mlola[0m][.] 91 EF STEQ 771/3595 0/5 StigmergyElection-PT-06b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 776 secs. Pages in use: 328
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-12: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-CTLFireability-2023-13: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-03: CONJ 0 3 0 0 9 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-05: CONJ 0 1 0 0 4 0 0 3
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-09: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 50/286 27/2000 StigmergyElection-PT-06b-CTLFireability-2024-07 5228381 m, 87298 m/sec, 14980258 t fired, .
[[35mlola[0m][.] 91 EF STEQ 776/3595 0/5 StigmergyElection-PT-06b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 781 secs. Pages in use: 332
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-12: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-CTLFireability-2023-13: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-03: CONJ 0 3 0 0 9 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-05: CONJ 0 1 0 0 4 0 0 3
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-09: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 55/286 28/2000 StigmergyElection-PT-06b-CTLFireability-2024-07 5552129 m, 64749 m/sec, 16511454 t fired, .
[[35mlola[0m][.] 91 EF STEQ 781/3595 0/5 StigmergyElection-PT-06b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 786 secs. Pages in use: 335
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-12: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-CTLFireability-2023-13: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-03: CONJ 0 3 0 0 9 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-05: CONJ 0 1 0 0 4 0 0 3
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-09: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 60/286 30/2000 StigmergyElection-PT-06b-CTLFireability-2024-07 5889839 m, 67542 m/sec, 18011062 t fired, .
[[35mlola[0m][.] 91 EF STEQ 786/3595 0/5 StigmergyElection-PT-06b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 791 secs. Pages in use: 339
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-12: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-CTLFireability-2023-13: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-03: CONJ 0 3 0 0 9 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-05: CONJ 0 1 0 0 4 0 0 3
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-09: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 65/286 32/2000 StigmergyElection-PT-06b-CTLFireability-2024-07 6293920 m, 80816 m/sec, 19473233 t fired, .
[[35mlola[0m][.] 91 EF STEQ 791/3595 0/5 StigmergyElection-PT-06b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 796 secs. Pages in use: 343
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-12: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-CTLFireability-2023-13: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-03: CONJ 0 3 0 0 9 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-05: CONJ 0 1 0 0 4 0 0 3
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-09: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 70/286 35/2000 StigmergyElection-PT-06b-CTLFireability-2024-07 6729136 m, 87043 m/sec, 20970937 t fired, .
[[35mlola[0m][.] 91 EF STEQ 796/3595 0/5 StigmergyElection-PT-06b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 801 secs. Pages in use: 349
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-12: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-CTLFireability-2023-13: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-03: CONJ 0 3 0 0 9 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-05: CONJ 0 1 0 0 4 0 0 3
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-09: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 75/286 37/2000 StigmergyElection-PT-06b-CTLFireability-2024-07 7148850 m, 83942 m/sec, 22419151 t fired, .
[[35mlola[0m][.] 91 EF STEQ 801/3595 0/5 StigmergyElection-PT-06b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 806 secs. Pages in use: 353
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-12: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-CTLFireability-2023-13: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-03: CONJ 0 3 0 0 9 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-05: CONJ 0 1 0 0 4 0 0 3
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-09: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 80/286 39/2000 StigmergyElection-PT-06b-CTLFireability-2024-07 7498184 m, 69866 m/sec, 23950510 t fired, .
[[35mlola[0m][.] 91 EF STEQ 806/3595 0/5 StigmergyElection-PT-06b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 811 secs. Pages in use: 357
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-12: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-CTLFireability-2023-13: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-03: CONJ 0 3 0 0 9 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-05: CONJ 0 1 0 0 4 0 0 3
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-09: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 85/286 40/2000 StigmergyElection-PT-06b-CTLFireability-2024-07 7828680 m, 66099 m/sec, 25419276 t fired, .
[[35mlola[0m][.] 91 EF STEQ 811/3595 0/5 StigmergyElection-PT-06b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 816 secs. Pages in use: 359
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-12: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-CTLFireability-2023-13: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-03: CONJ 0 3 0 0 9 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-05: CONJ 0 1 0 0 4 0 0 3
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-09: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 90/286 42/2000 StigmergyElection-PT-06b-CTLFireability-2024-07 8201089 m, 74481 m/sec, 26725340 t fired, .
[[35mlola[0m][.] 91 EF STEQ 816/3595 0/5 StigmergyElection-PT-06b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 821 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-12: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-CTLFireability-2023-13: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-03: CONJ 0 3 0 0 9 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-05: CONJ 0 1 0 0 4 0 0 3
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-09: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 95/286 44/2000 StigmergyElection-PT-06b-CTLFireability-2024-07 8561624 m, 72107 m/sec, 28087364 t fired, .
[[35mlola[0m][.] 91 EF STEQ 821/3595 0/5 StigmergyElection-PT-06b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 826 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-12: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-CTLFireability-2023-13: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-03: CONJ 0 3 0 0 9 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-05: CONJ 0 1 0 0 4 0 0 3
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-09: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 100/286 47/2000 StigmergyElection-PT-06b-CTLFireability-2024-07 9089217 m, 105518 m/sec, 29463466 t fired, .
[[35mlola[0m][.] 91 EF STEQ 826/3595 0/5 StigmergyElection-PT-06b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 831 secs. Pages in use: 372
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-12: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-CTLFireability-2023-13: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-03: CONJ 0 3 0 0 9 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-05: CONJ 0 1 0 0 4 0 0 3
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-09: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 105/286 50/2000 StigmergyElection-PT-06b-CTLFireability-2024-07 9718625 m, 125881 m/sec, 30904240 t fired, .
[[35mlola[0m][.] 91 EF STEQ 831/3595 0/5 StigmergyElection-PT-06b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 836 secs. Pages in use: 376
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-12: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-CTLFireability-2023-13: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-03: CONJ 0 3 0 0 9 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-05: CONJ 0 1 0 0 4 0 0 3
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-09: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 110/286 52/2000 StigmergyElection-PT-06b-CTLFireability-2024-07 10226339 m, 101542 m/sec, 32337581 t fired, .
[[35mlola[0m][.] 91 EF STEQ 836/3595 0/5 StigmergyElection-PT-06b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 841 secs. Pages in use: 380
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-12: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-CTLFireability-2023-13: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-03: CONJ 0 3 0 0 9 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-05: CONJ 0 1 0 0 4 0 0 3
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-09: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 115/286 54/2000 StigmergyElection-PT-06b-CTLFireability-2024-07 10700287 m, 94789 m/sec, 33801582 t fired, .
[[35mlola[0m][.] 91 EF STEQ 841/3595 0/5 StigmergyElection-PT-06b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 846 secs. Pages in use: 384
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-12: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-CTLFireability-2023-13: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-03: CONJ 0 3 0 0 9 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-05: CONJ 0 1 0 0 4 0 0 3
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-09: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 120/286 57/2000 StigmergyElection-PT-06b-CTLFireability-2024-07 11165859 m, 93114 m/sec, 35199345 t fired, .
[[35mlola[0m][.] 91 EF STEQ 846/3595 0/5 StigmergyElection-PT-06b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 851 secs. Pages in use: 389
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-12: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-CTLFireability-2023-13: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-03: CONJ 0 3 0 0 9 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-05: CONJ 0 1 0 0 4 0 0 3
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-09: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 125/286 59/2000 StigmergyElection-PT-06b-CTLFireability-2024-07 11743710 m, 115570 m/sec, 36508133 t fired, .
[[35mlola[0m][.] 91 EF STEQ 851/3595 0/5 StigmergyElection-PT-06b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 856 secs. Pages in use: 393
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-12: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-CTLFireability-2023-13: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-03: CONJ 0 3 0 0 9 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-05: CONJ 0 1 0 0 4 0 0 3
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-09: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 130/286 62/2000 StigmergyElection-PT-06b-CTLFireability-2024-07 12251301 m, 101518 m/sec, 37805792 t fired, .
[[35mlola[0m][.] 91 EF STEQ 856/3595 0/5 StigmergyElection-PT-06b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 861 secs. Pages in use: 398
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-12: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-CTLFireability-2023-13: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-03: CONJ 0 3 0 0 9 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-05: CONJ 0 1 0 0 4 0 0 3
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-09: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 135/286 64/2000 StigmergyElection-PT-06b-CTLFireability-2024-07 12705835 m, 90906 m/sec, 38791976 t fired, .
[[35mlola[0m][.] 91 EF STEQ 861/3595 0/5 StigmergyElection-PT-06b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 866 secs. Pages in use: 402
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-12: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-CTLFireability-2023-13: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-03: CONJ 0 3 0 0 9 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-05: CONJ 0 1 0 0 4 0 0 3
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-09: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 140/286 66/2000 StigmergyElection-PT-06b-CTLFireability-2024-07 13182667 m, 95366 m/sec, 40174698 t fired, .
[[35mlola[0m][.] 91 EF STEQ 866/3595 0/5 StigmergyElection-PT-06b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 871 secs. Pages in use: 406
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-12: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-CTLFireability-2023-13: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-03: CONJ 0 3 0 0 9 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-05: CONJ 0 1 0 0 4 0 0 3
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-09: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 145/286 68/2000 StigmergyElection-PT-06b-CTLFireability-2024-07 13638402 m, 91147 m/sec, 41557268 t fired, .
[[35mlola[0m][.] 91 EF STEQ 871/3595 0/5 StigmergyElection-PT-06b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 876 secs. Pages in use: 410
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-12: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-CTLFireability-2023-13: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-03: CONJ 0 3 0 0 9 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-05: CONJ 0 1 0 0 4 0 0 3
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-09: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 151/286 70/2000 StigmergyElection-PT-06b-CTLFireability-2024-07 14038362 m, 79992 m/sec, 42907398 t fired, .
[[35mlola[0m][.] 91 EF STEQ 877/3595 0/5 StigmergyElection-PT-06b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 882 secs. Pages in use: 414
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-12: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-CTLFireability-2023-13: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-03: CONJ 0 3 0 0 9 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-05: CONJ 0 1 0 0 4 0 0 3
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-09: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 156/286 73/2000 StigmergyElection-PT-06b-CTLFireability-2024-07 14592340 m, 110795 m/sec, 44228883 t fired, .
[[35mlola[0m][.] 91 EF STEQ 882/3595 0/5 StigmergyElection-PT-06b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 887 secs. Pages in use: 418
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-12: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-CTLFireability-2023-13: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-03: CONJ 0 3 0 0 9 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-05: CONJ 0 1 0 0 4 0 0 3
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-09: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 161/286 75/2000 StigmergyElection-PT-06b-CTLFireability-2024-07 15137287 m, 108989 m/sec, 45615031 t fired, .
[[35mlola[0m][.] 91 EF STEQ 887/3595 0/5 StigmergyElection-PT-06b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 892 secs. Pages in use: 422
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-12: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-CTLFireability-2023-13: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-03: CONJ 0 3 0 0 9 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-05: CONJ 0 1 0 0 4 0 0 3
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-09: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 166/286 77/2000 StigmergyElection-PT-06b-CTLFireability-2024-07 15543553 m, 81253 m/sec, 46976821 t fired, .
[[35mlola[0m][.] 91 EF STEQ 892/3595 0/5 StigmergyElection-PT-06b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 897 secs. Pages in use: 426
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-12: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-CTLFireability-2023-13: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-03: CONJ 0 3 0 0 9 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-05: CONJ 0 1 0 0 4 0 0 3
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-09: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 171/286 79/2000 StigmergyElection-PT-06b-CTLFireability-2024-07 16059995 m, 103288 m/sec, 48351725 t fired, .
[[35mlola[0m][.] 91 EF STEQ 897/3595 0/5 StigmergyElection-PT-06b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 902 secs. Pages in use: 429
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-12: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-CTLFireability-2023-13: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-03: CONJ 0 3 0 0 9 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-05: CONJ 0 1 0 0 4 0 0 3
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-09: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 176/286 82/2000 StigmergyElection-PT-06b-CTLFireability-2024-07 16611919 m, 110384 m/sec, 49669235 t fired, .
[[35mlola[0m][.] 91 EF STEQ 902/3595 0/5 StigmergyElection-PT-06b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 907 secs. Pages in use: 433
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-12: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-CTLFireability-2023-13: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-03: CONJ 0 3 0 0 9 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-05: CONJ 0 1 0 0 4 0 0 3
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-09: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 181/286 84/2000 StigmergyElection-PT-06b-CTLFireability-2024-07 17139469 m, 105510 m/sec, 50936713 t fired, .
[[35mlola[0m][.] 91 EF STEQ 907/3595 0/5 StigmergyElection-PT-06b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 912 secs. Pages in use: 437
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-12: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-CTLFireability-2023-13: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-03: CONJ 0 3 0 0 9 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-05: CONJ 0 1 0 0 4 0 0 3
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-09: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 186/286 87/2000 StigmergyElection-PT-06b-CTLFireability-2024-07 17664088 m, 104923 m/sec, 52140972 t fired, .
[[35mlola[0m][.] 91 EF STEQ 912/3595 0/5 StigmergyElection-PT-06b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 917 secs. Pages in use: 442
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-12: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-CTLFireability-2023-13: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-03: CONJ 0 3 0 0 9 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-05: CONJ 0 1 0 0 4 0 0 3
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-09: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 191/286 89/2000 StigmergyElection-PT-06b-CTLFireability-2024-07 18090143 m, 85211 m/sec, 53279718 t fired, .
[[35mlola[0m][.] 91 EF STEQ 917/3595 0/5 StigmergyElection-PT-06b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 922 secs. Pages in use: 446
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-12: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-CTLFireability-2023-13: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-03: CONJ 0 3 0 0 9 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-05: CONJ 0 1 0 0 4 0 0 3
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-09: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 196/286 91/2000 StigmergyElection-PT-06b-CTLFireability-2024-07 18549235 m, 91818 m/sec, 54638893 t fired, .
[[35mlola[0m][.] 91 EF STEQ 922/3595 0/5 StigmergyElection-PT-06b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 927 secs. Pages in use: 450
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-12: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-CTLFireability-2023-13: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-03: CONJ 0 3 0 0 9 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-05: CONJ 0 1 0 0 4 0 0 3
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-09: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 201/286 93/2000 StigmergyElection-PT-06b-CTLFireability-2024-07 18904463 m, 71045 m/sec, 55937008 t fired, .
[[35mlola[0m][.] 91 EF STEQ 927/3595 0/5 StigmergyElection-PT-06b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 932 secs. Pages in use: 454
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-12: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-CTLFireability-2023-13: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-03: CONJ 0 3 0 0 9 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-05: CONJ 0 1 0 0 4 0 0 3
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-09: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 206/286 95/2000 StigmergyElection-PT-06b-CTLFireability-2024-07 19408087 m, 100724 m/sec, 57254157 t fired, .
[[35mlola[0m][.] 91 EF STEQ 932/3595 0/5 StigmergyElection-PT-06b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 937 secs. Pages in use: 458
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-12: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-CTLFireability-2023-13: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-03: CONJ 0 3 0 0 9 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-05: CONJ 0 1 0 0 4 0 0 3
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-09: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 211/286 98/2000 StigmergyElection-PT-06b-CTLFireability-2024-07 19965330 m, 111448 m/sec, 58550197 t fired, .
[[35mlola[0m][.] 91 EF STEQ 937/3595 0/5 StigmergyElection-PT-06b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 942 secs. Pages in use: 463
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-12: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-CTLFireability-2023-13: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-03: CONJ 0 3 0 0 9 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-05: CONJ 0 1 0 0 4 0 0 3
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-09: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 216/286 100/2000 StigmergyElection-PT-06b-CTLFireability-2024-07 20427763 m, 92486 m/sec, 59987440 t fired, .
[[35mlola[0m][.] 91 EF STEQ 942/3595 0/5 StigmergyElection-PT-06b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 947 secs. Pages in use: 466
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-12: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-CTLFireability-2023-13: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-03: CONJ 0 3 0 0 9 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-05: CONJ 0 1 0 0 4 0 0 3
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-09: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 221/286 102/2000 StigmergyElection-PT-06b-CTLFireability-2024-07 20888180 m, 92083 m/sec, 61334389 t fired, .
[[35mlola[0m][.] 91 EF STEQ 947/3595 0/5 StigmergyElection-PT-06b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 952 secs. Pages in use: 471
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-12: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-CTLFireability-2023-13: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-03: CONJ 0 3 0 0 9 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-05: CONJ 0 1 0 0 4 0 0 3
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-09: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 226/286 104/2000 StigmergyElection-PT-06b-CTLFireability-2024-07 21431542 m, 108672 m/sec, 62691557 t fired, .
[[35mlola[0m][.] 91 EF STEQ 952/3595 0/5 StigmergyElection-PT-06b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 957 secs. Pages in use: 474
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-12: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-CTLFireability-2023-13: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-03: CONJ 0 3 0 0 9 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-05: CONJ 0 1 0 0 4 0 0 3
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-09: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 231/286 107/2000 StigmergyElection-PT-06b-CTLFireability-2024-07 21983213 m, 110334 m/sec, 63937020 t fired, .
[[35mlola[0m][.] 91 EF STEQ 957/3595 0/5 StigmergyElection-PT-06b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 962 secs. Pages in use: 479
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-12: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-CTLFireability-2023-13: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-03: CONJ 0 3 0 0 9 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-05: CONJ 0 1 0 0 4 0 0 3
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-09: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 236/286 109/2000 StigmergyElection-PT-06b-CTLFireability-2024-07 22454216 m, 94200 m/sec, 65145742 t fired, .
[[35mlola[0m][.] 91 EF STEQ 962/3595 0/5 StigmergyElection-PT-06b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 967 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-12: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-CTLFireability-2023-13: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-03: CONJ 0 3 0 0 9 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-05: CONJ 0 1 0 0 4 0 0 3
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-09: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 241/286 112/2000 StigmergyElection-PT-06b-CTLFireability-2024-07 22992751 m, 107707 m/sec, 66285088 t fired, .
[[35mlola[0m][.] 91 EF STEQ 967/3595 0/5 StigmergyElection-PT-06b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 972 secs. Pages in use: 487
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-12: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-CTLFireability-2023-13: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-03: CONJ 0 3 0 0 9 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-05: CONJ 0 1 0 0 4 0 0 3
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-09: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 246/286 114/2000 StigmergyElection-PT-06b-CTLFireability-2024-07 23405263 m, 82502 m/sec, 67587898 t fired, .
[[35mlola[0m][.] 91 EF STEQ 972/3595 0/5 StigmergyElection-PT-06b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 977 secs. Pages in use: 490
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-12: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-CTLFireability-2023-13: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-03: CONJ 0 3 0 0 9 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-05: CONJ 0 1 0 0 4 0 0 3
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-09: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 251/286 115/2000 StigmergyElection-PT-06b-CTLFireability-2024-07 23798189 m, 78585 m/sec, 68892229 t fired, .
[[35mlola[0m][.] 91 EF STEQ 977/3595 0/5 StigmergyElection-PT-06b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 982 secs. Pages in use: 493
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-12: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-CTLFireability-2023-13: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-03: CONJ 0 3 0 0 9 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-05: CONJ 0 1 0 0 4 0 0 3
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-09: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 256/286 117/2000 StigmergyElection-PT-06b-CTLFireability-2024-07 24207444 m, 81851 m/sec, 70198619 t fired, .
[[35mlola[0m][.] 91 EF STEQ 982/3595 0/5 StigmergyElection-PT-06b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 987 secs. Pages in use: 498
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-12: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-CTLFireability-2023-13: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-03: CONJ 0 3 0 0 9 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-05: CONJ 0 1 0 0 4 0 0 3
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-09: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 261/286 120/2000 StigmergyElection-PT-06b-CTLFireability-2024-07 24767425 m, 111996 m/sec, 71455644 t fired, .
[[35mlola[0m][.] 91 EF STEQ 987/3595 0/5 StigmergyElection-PT-06b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 992 secs. Pages in use: 502
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-12: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-CTLFireability-2023-13: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-03: CONJ 0 3 0 0 9 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-05: CONJ 0 1 0 0 4 0 0 3
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-09: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 266/286 122/2000 StigmergyElection-PT-06b-CTLFireability-2024-07 25254948 m, 97504 m/sec, 72790648 t fired, .
[[35mlola[0m][.] 91 EF STEQ 992/3595 0/5 StigmergyElection-PT-06b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 997 secs. Pages in use: 506
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-12: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-CTLFireability-2023-13: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-03: CONJ 0 3 0 0 9 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-05: CONJ 0 1 0 0 4 0 0 3
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-09: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 271/286 124/2000 StigmergyElection-PT-06b-CTLFireability-2024-07 25674590 m, 83928 m/sec, 74166394 t fired, .
[[35mlola[0m][.] 91 EF STEQ 997/3595 0/5 StigmergyElection-PT-06b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1002 secs. Pages in use: 510
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-12: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-CTLFireability-2023-13: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-03: CONJ 0 3 0 0 9 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-05: CONJ 0 1 0 0 4 0 0 3
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-09: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 276/286 127/2000 StigmergyElection-PT-06b-CTLFireability-2024-07 26185570 m, 102196 m/sec, 75509399 t fired, .
[[35mlola[0m][.] 91 EF STEQ 1002/3595 0/5 StigmergyElection-PT-06b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1007 secs. Pages in use: 515
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-12: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-CTLFireability-2023-13: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-03: CONJ 0 3 0 0 9 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-05: CONJ 0 1 0 0 4 0 0 3
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-09: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 281/286 129/2000 StigmergyElection-PT-06b-CTLFireability-2024-07 26731699 m, 109225 m/sec, 76778871 t fired, .
[[35mlola[0m][.] 91 EF STEQ 1007/3595 0/5 StigmergyElection-PT-06b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1012 secs. Pages in use: 519
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-12: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-CTLFireability-2023-13: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-03: CONJ 0 3 0 0 9 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-05: CONJ 0 1 0 0 4 0 0 3
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-09: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 286/286 131/2000 StigmergyElection-PT-06b-CTLFireability-2024-07 27225434 m, 98747 m/sec, 77987188 t fired, .
[[35mlola[0m][.] 91 EF STEQ 1012/3595 0/5 StigmergyElection-PT-06b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1017 secs. Pages in use: 523
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 46 (type EXCL) for StigmergyElection-PT-06b-CTLFireability-2024-07 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-12: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-CTLFireability-2023-13: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-03: CONJ 0 3 0 0 9 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-05: CONJ 0 1 0 0 4 0 0 3
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-07: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-09: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 91 EF STEQ 1017/3595 0/5 StigmergyElection-PT-06b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1022 secs. Pages in use: 528
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 43 (type EXCL) for 42 StigmergyElection-PT-06b-CTLFireability-2024-06
[[35mlola[0m][I] time limit : 286 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 46 (type EXCL) for 45 StigmergyElection-PT-06b-CTLFireability-2024-07
[[35mlola[0m][I] time limit : 2578 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 43 (type EXCL) for StigmergyElection-PT-06b-CTLFireability-2024-06
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 205
[[35mlola[0m][I] fired transitions : 205
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-12: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-CTLFireability-2023-13: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-03: CONJ 0 3 0 0 9 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-05: CONJ 0 1 0 0 4 0 0 3
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-09: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 5/286 2/5 StigmergyElection-PT-06b-CTLFireability-2024-07 409972 m, -5363092 m/sec, 871167 t fired, .
[[35mlola[0m][.] 91 EF STEQ 1022/3595 0/5 StigmergyElection-PT-06b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1027 secs. Pages in use: 532
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-12: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-CTLFireability-2023-13: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-03: CONJ 0 3 0 0 9 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-05: CONJ 0 1 0 0 4 0 0 3
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-09: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 10/286 5/5 StigmergyElection-PT-06b-CTLFireability-2024-07 912082 m, 100422 m/sec, 2153977 t fired, .
[[35mlola[0m][.] 91 EF STEQ 1027/3595 0/5 StigmergyElection-PT-06b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1032 secs. Pages in use: 540
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 46 (type EXCL) for StigmergyElection-PT-06b-CTLFireability-2024-07 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-12: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-CTLFireability-2023-13: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-03: CONJ 0 3 0 0 9 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-05: CONJ 0 1 0 0 4 0 0 3
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-09: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 91 EF STEQ 1032/3595 0/5 StigmergyElection-PT-06b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1037 secs. Pages in use: 540
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 29 (type EXCL) for 28 StigmergyElection-PT-06b-CTLFireability-2024-04
[[35mlola[0m][I] time limit : 320 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 29 (type EXCL) for StigmergyElection-PT-06b-CTLFireability-2024-04
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 1727
[[35mlola[0m][I] fired transitions : 2205
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 18 (type EXCL) for 9 StigmergyElection-PT-06b-CTLFireability-2024-03
[[35mlola[0m][I] time limit : 366 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 18 (type EXCL) for StigmergyElection-PT-06b-CTLFireability-2024-03
[[35mlola[0m][I] result : false
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 4 (type EXCL) for 3 StigmergyElection-PT-06b-CTLFireability-2024-01
[[35mlola[0m][I] time limit : 427 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-12: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-CTLFireability-2023-13: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-03: CONJ 0 2 0 0 10 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-05: CONJ 0 1 0 0 4 0 0 3
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-09: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 5/427 1/2000 StigmergyElection-PT-06b-CTLFireability-2024-01 120530 m, 24106 m/sec, 852757 t fired, .
[[35mlola[0m][.] 91 EF STEQ 1037/3595 0/5 StigmergyElection-PT-06b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1042 secs. Pages in use: 543
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-12: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-CTLFireability-2023-13: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-03: CONJ 0 2 0 0 10 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-05: CONJ 0 1 0 0 4 0 0 3
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-09: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 10/427 2/2000 StigmergyElection-PT-06b-CTLFireability-2024-01 316195 m, 39133 m/sec, 2419335 t fired, .
[[35mlola[0m][.] 91 EF STEQ 1042/3595 0/5 StigmergyElection-PT-06b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1047 secs. Pages in use: 545
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-12: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-CTLFireability-2023-13: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-03: CONJ 0 2 0 0 10 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-05: CONJ 0 1 0 0 4 0 0 3
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-09: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 15/427 3/2000 StigmergyElection-PT-06b-CTLFireability-2024-01 511130 m, 38987 m/sec, 3976605 t fired, .
[[35mlola[0m][.] 91 EF STEQ 1047/3595 0/5 StigmergyElection-PT-06b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1052 secs. Pages in use: 548
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-12: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-CTLFireability-2023-13: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-03: CONJ 0 2 0 0 10 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-05: CONJ 0 1 0 0 4 0 0 3
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-09: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 20/427 4/2000 StigmergyElection-PT-06b-CTLFireability-2024-01 700645 m, 37903 m/sec, 5487961 t fired, .
[[35mlola[0m][.] 91 EF STEQ 1052/3595 0/5 StigmergyElection-PT-06b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1057 secs. Pages in use: 552
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-12: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-CTLFireability-2023-13: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-03: CONJ 0 2 0 0 10 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-05: CONJ 0 1 0 0 4 0 0 3
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-09: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 25/427 5/2000 StigmergyElection-PT-06b-CTLFireability-2024-01 899133 m, 39697 m/sec, 7078685 t fired, .
[[35mlola[0m][.] 91 EF STEQ 1057/3595 0/5 StigmergyElection-PT-06b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1062 secs. Pages in use: 556
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-12: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-CTLFireability-2023-13: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-03: CONJ 0 2 0 0 10 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-05: CONJ 0 1 0 0 4 0 0 3
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-09: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 30/427 6/2000 StigmergyElection-PT-06b-CTLFireability-2024-01 1098901 m, 39953 m/sec, 8590386 t fired, .
[[35mlola[0m][.] 91 EF STEQ 1062/3595 0/5 StigmergyElection-PT-06b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1067 secs. Pages in use: 562
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-12: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-CTLFireability-2023-13: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-03: CONJ 0 2 0 0 10 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-05: CONJ 0 1 0 0 4 0 0 3
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-09: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 35/427 7/2000 StigmergyElection-PT-06b-CTLFireability-2024-01 1296722 m, 39564 m/sec, 10173073 t fired, .
[[35mlola[0m][.] 91 EF STEQ 1067/3595 0/5 StigmergyElection-PT-06b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1072 secs. Pages in use: 567
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-12: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-CTLFireability-2023-13: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-03: CONJ 0 2 0 0 10 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-05: CONJ 0 1 0 0 4 0 0 3
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-09: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 40/427 8/2000 StigmergyElection-PT-06b-CTLFireability-2024-01 1413949 m, 23445 m/sec, 11109453 t fired, .
[[35mlola[0m][.] 91 EF STEQ 1072/3595 0/5 StigmergyElection-PT-06b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1077 secs. Pages in use: 571
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-12: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-CTLFireability-2023-13: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-03: CONJ 0 2 0 0 10 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-05: CONJ 0 1 0 0 4 0 0 3
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-09: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 45/427 8/2000 StigmergyElection-PT-06b-CTLFireability-2024-01 1551688 m, 27547 m/sec, 12209800 t fired, .
[[35mlola[0m][.] 91 EF STEQ 1077/3595 0/5 StigmergyElection-PT-06b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1082 secs. Pages in use: 574
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-12: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-CTLFireability-2023-13: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-03: CONJ 0 2 0 0 10 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-05: CONJ 0 1 0 0 4 0 0 3
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-09: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 50/427 10/2000 StigmergyElection-PT-06b-CTLFireability-2024-01 1750947 m, 39851 m/sec, 13801499 t fired, .
[[35mlola[0m][.] 91 EF STEQ 1082/3595 0/5 StigmergyElection-PT-06b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1087 secs. Pages in use: 578
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-12: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-CTLFireability-2023-13: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-03: CONJ 0 2 0 0 10 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-05: CONJ 0 1 0 0 4 0 0 3
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-09: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 55/427 10/2000 StigmergyElection-PT-06b-CTLFireability-2024-01 1926137 m, 35038 m/sec, 15116775 t fired, .
[[35mlola[0m][.] 91 EF STEQ 1087/3595 0/5 StigmergyElection-PT-06b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1092 secs. Pages in use: 583
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-12: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-CTLFireability-2023-13: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-03: CONJ 0 2 0 0 10 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-05: CONJ 0 1 0 0 4 0 0 3
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-09: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 60/427 11/2000 StigmergyElection-PT-06b-CTLFireability-2024-01 2125422 m, 39857 m/sec, 16644083 t fired, .
[[35mlola[0m][.] 91 EF STEQ 1092/3595 0/5 StigmergyElection-PT-06b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1097 secs. Pages in use: 588
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-12: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-CTLFireability-2023-13: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-03: CONJ 0 2 0 0 10 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-05: CONJ 0 1 0 0 4 0 0 3
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-09: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 65/427 12/2000 StigmergyElection-PT-06b-CTLFireability-2024-01 2317762 m, 38468 m/sec, 18167656 t fired, .
[[35mlola[0m][.] 91 EF STEQ 1097/3595 0/5 StigmergyElection-PT-06b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1102 secs. Pages in use: 593
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-12: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-CTLFireability-2023-13: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-03: CONJ 0 2 0 0 10 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-05: CONJ 0 1 0 0 4 0 0 3
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-09: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 70/427 13/2000 StigmergyElection-PT-06b-CTLFireability-2024-01 2512733 m, 38994 m/sec, 19722117 t fired, .
[[35mlola[0m][.] 91 EF STEQ 1102/3595 0/5 StigmergyElection-PT-06b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1107 secs. Pages in use: 598
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-12: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-CTLFireability-2023-13: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-03: CONJ 0 2 0 0 10 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-05: CONJ 0 1 0 0 4 0 0 3
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-09: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 75/427 14/2000 StigmergyElection-PT-06b-CTLFireability-2024-01 2706502 m, 38753 m/sec, 21274816 t fired, .
[[35mlola[0m][.] 91 EF STEQ 1107/3595 0/5 StigmergyElection-PT-06b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1112 secs. Pages in use: 603
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-12: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-CTLFireability-2023-13: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-03: CONJ 0 2 0 0 10 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-05: CONJ 0 1 0 0 4 0 0 3
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-09: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 80/427 15/2000 StigmergyElection-PT-06b-CTLFireability-2024-01 2901908 m, 39081 m/sec, 22834379 t fired, .
[[35mlola[0m][.] 91 EF STEQ 1112/3595 0/5 StigmergyElection-PT-06b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1117 secs. Pages in use: 608
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-12: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-CTLFireability-2023-13: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-03: CONJ 0 2 0 0 10 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-05: CONJ 0 1 0 0 4 0 0 3
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-09: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 85/427 16/2000 StigmergyElection-PT-06b-CTLFireability-2024-01 3100439 m, 39706 m/sec, 24332668 t fired, .
[[35mlola[0m][.] 91 EF STEQ 1117/3595 0/5 StigmergyElection-PT-06b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1122 secs. Pages in use: 611
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-12: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-CTLFireability-2023-13: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-03: CONJ 0 2 0 0 10 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-05: CONJ 0 1 0 0 4 0 0 3
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-09: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 90/427 17/2000 StigmergyElection-PT-06b-CTLFireability-2024-01 3291179 m, 38148 m/sec, 25865811 t fired, .
[[35mlola[0m][.] 91 EF STEQ 1122/3595 0/5 StigmergyElection-PT-06b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1127 secs. Pages in use: 616
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-12: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-CTLFireability-2023-13: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-03: CONJ 0 2 0 0 10 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-05: CONJ 0 1 0 0 4 0 0 3
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-09: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 95/427 18/2000 StigmergyElection-PT-06b-CTLFireability-2024-01 3484733 m, 38710 m/sec, 27407189 t fired, .
[[35mlola[0m][.] 91 EF STEQ 1127/3595 0/5 StigmergyElection-PT-06b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1132 secs. Pages in use: 621
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-12: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-CTLFireability-2023-13: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-03: CONJ 0 2 0 0 10 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-05: CONJ 0 1 0 0 4 0 0 3
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-09: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 100/427 19/2000 StigmergyElection-PT-06b-CTLFireability-2024-01 3676531 m, 38359 m/sec, 28941059 t fired, .
[[35mlola[0m][.] 91 EF STEQ 1132/3595 0/5 StigmergyElection-PT-06b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1137 secs. Pages in use: 627
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-12: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-CTLFireability-2023-13: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-03: CONJ 0 2 0 0 10 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-05: CONJ 0 1 0 0 4 0 0 3
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-09: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 105/427 20/2000 StigmergyElection-PT-06b-CTLFireability-2024-01 3868408 m, 38375 m/sec, 30474190 t fired, .
[[35mlola[0m][.] 91 EF STEQ 1137/3595 0/5 StigmergyElection-PT-06b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1142 secs. Pages in use: 632
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-12: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-CTLFireability-2023-13: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-03: CONJ 0 2 0 0 10 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-05: CONJ 0 1 0 0 4 0 0 3
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-09: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 110/427 21/2000 StigmergyElection-PT-06b-CTLFireability-2024-01 4063853 m, 39089 m/sec, 31952524 t fired, .
[[35mlola[0m][.] 91 EF STEQ 1142/3595 0/5 StigmergyElection-PT-06b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1147 secs. Pages in use: 638
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-12: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-CTLFireability-2023-13: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-03: CONJ 0 2 0 0 10 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-05: CONJ 0 1 0 0 4 0 0 3
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-09: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 115/427 22/2000 StigmergyElection-PT-06b-CTLFireability-2024-01 4232460 m, 33721 m/sec, 33447506 t fired, .
[[35mlola[0m][.] 91 EF STEQ 1147/3595 0/5 StigmergyElection-PT-06b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1152 secs. Pages in use: 643
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-12: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-CTLFireability-2023-13: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-03: CONJ 0 2 0 0 10 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-05: CONJ 0 1 0 0 4 0 0 3
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-09: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 120/427 23/2000 StigmergyElection-PT-06b-CTLFireability-2024-01 4391680 m, 31844 m/sec, 34982879 t fired, .
[[35mlola[0m][.] 91 EF STEQ 1152/3595 0/5 StigmergyElection-PT-06b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1157 secs. Pages in use: 648
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-12: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-CTLFireability-2023-13: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-03: CONJ 0 2 0 0 10 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-05: CONJ 0 1 0 0 4 0 0 3
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-09: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 125/427 24/2000 StigmergyElection-PT-06b-CTLFireability-2024-01 4591546 m, 39973 m/sec, 36583203 t fired, .
[[35mlola[0m][.] 91 EF STEQ 1157/3595 0/5 StigmergyElection-PT-06b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1162 secs. Pages in use: 653
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-12: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-CTLFireability-2023-13: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-03: CONJ 0 2 0 0 10 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-05: CONJ 0 1 0 0 4 0 0 3
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-09: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 130/427 25/2000 StigmergyElection-PT-06b-CTLFireability-2024-01 4783383 m, 38367 m/sec, 38131947 t fired, .
[[35mlola[0m][.] 91 EF STEQ 1162/3595 0/5 StigmergyElection-PT-06b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1167 secs. Pages in use: 659
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-12: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-CTLFireability-2023-13: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-03: CONJ 0 2 0 0 10 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-05: CONJ 0 1 0 0 4 0 0 3
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-09: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 135/427 26/2000 StigmergyElection-PT-06b-CTLFireability-2024-01 4929729 m, 29269 m/sec, 39309287 t fired, .
[[35mlola[0m][.] 91 EF STEQ 1167/3595 0/5 StigmergyElection-PT-06b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1172 secs. Pages in use: 663
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-12: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-CTLFireability-2023-13: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-03: CONJ 0 2 0 0 10 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-05: CONJ 0 1 0 0 4 0 0 3
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-09: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 140/427 27/2000 StigmergyElection-PT-06b-CTLFireability-2024-01 5099512 m, 33956 m/sec, 40679292 t fired, .
[[35mlola[0m][.] 91 EF STEQ 1172/3595 0/5 StigmergyElection-PT-06b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1177 secs. Pages in use: 667
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-12: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-CTLFireability-2023-13: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-03: CONJ 0 2 0 0 10 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-05: CONJ 0 1 0 0 4 0 0 3
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-09: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 145/427 28/2000 StigmergyElection-PT-06b-CTLFireability-2024-01 5278185 m, 35734 m/sec, 42217094 t fired, .
[[35mlola[0m][.] 91 EF STEQ 1177/3595 0/5 StigmergyElection-PT-06b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1182 secs. Pages in use: 671
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-12: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-CTLFireability-2023-13: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-03: CONJ 0 2 0 0 10 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-05: CONJ 0 1 0 0 4 0 0 3
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-09: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 150/427 29/2000 StigmergyElection-PT-06b-CTLFireability-2024-01 5474301 m, 39223 m/sec, 43796778 t fired, .
[[35mlola[0m][.] 91 EF STEQ 1182/3595 0/5 StigmergyElection-PT-06b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1187 secs. Pages in use: 676
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-12: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-CTLFireability-2023-13: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-03: CONJ 0 2 0 0 10 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-05: CONJ 0 1 0 0 4 0 0 3
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-09: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 155/427 30/2000 StigmergyElection-PT-06b-CTLFireability-2024-01 5660725 m, 37284 m/sec, 45374175 t fired, .
[[35mlola[0m][.] 91 EF STEQ 1187/3595 0/5 StigmergyElection-PT-06b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1192 secs. Pages in use: 681
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-12: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-CTLFireability-2023-13: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-03: CONJ 0 2 0 0 10 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-05: CONJ 0 1 0 0 4 0 0 3
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-09: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 160/427 31/2000 StigmergyElection-PT-06b-CTLFireability-2024-01 5862335 m, 40322 m/sec, 46982659 t fired, .
[[35mlola[0m][.] 91 EF STEQ 1192/3595 0/5 StigmergyElection-PT-06b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1197 secs. Pages in use: 686
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-12: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-CTLFireability-2023-13: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-03: CONJ 0 2 0 0 10 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-05: CONJ 0 1 0 0 4 0 0 3
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-09: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 165/427 32/2000 StigmergyElection-PT-06b-CTLFireability-2024-01 6051918 m, 37916 m/sec, 48532813 t fired, .
[[35mlola[0m][.] 91 EF STEQ 1197/3595 0/5 StigmergyElection-PT-06b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1202 secs. Pages in use: 692
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-12: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-CTLFireability-2023-13: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-03: CONJ 0 2 0 0 10 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-05: CONJ 0 1 0 0 4 0 0 3
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-09: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 170/427 33/2000 StigmergyElection-PT-06b-CTLFireability-2024-01 6228676 m, 35351 m/sec, 49986462 t fired, .
[[35mlola[0m][.] 91 EF STEQ 1202/3595 0/5 StigmergyElection-PT-06b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1207 secs. Pages in use: 697
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-12: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-CTLFireability-2023-13: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-03: CONJ 0 2 0 0 10 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-05: CONJ 0 1 0 0 4 0 0 3
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-09: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 175/427 33/2000 StigmergyElection-PT-06b-CTLFireability-2024-01 6394971 m, 33259 m/sec, 51482363 t fired, .
[[35mlola[0m][.] 91 EF STEQ 1207/3595 0/5 StigmergyElection-PT-06b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1212 secs. Pages in use: 701
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-12: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-CTLFireability-2023-13: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-03: CONJ 0 2 0 0 10 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-05: CONJ 0 1 0 0 4 0 0 3
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-09: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 180/427 34/2000 StigmergyElection-PT-06b-CTLFireability-2024-01 6561779 m, 33361 m/sec, 52983685 t fired, .
[[35mlola[0m][.] 91 EF STEQ 1212/3595 0/5 StigmergyElection-PT-06b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1217 secs. Pages in use: 706
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-12: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-CTLFireability-2023-13: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-03: CONJ 0 2 0 0 10 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-05: CONJ 0 1 0 0 4 0 0 3
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-09: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 185/427 35/2000 StigmergyElection-PT-06b-CTLFireability-2024-01 6728440 m, 33332 m/sec, 54481208 t fired, .
[[35mlola[0m][.] 91 EF STEQ 1217/3595 0/5 StigmergyElection-PT-06b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1222 secs. Pages in use: 711
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-12: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-CTLFireability-2023-13: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-03: CONJ 0 2 0 0 10 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-05: CONJ 0 1 0 0 4 0 0 3
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-09: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 190/427 36/2000 StigmergyElection-PT-06b-CTLFireability-2024-01 6895554 m, 33422 m/sec, 55984209 t fired, .
[[35mlola[0m][.] 91 EF STEQ 1222/3595 0/5 StigmergyElection-PT-06b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1227 secs. Pages in use: 716
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-12: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-CTLFireability-2023-13: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-03: CONJ 0 2 0 0 10 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-05: CONJ 0 1 0 0 4 0 0 3
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-09: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 195/427 37/2000 StigmergyElection-PT-06b-CTLFireability-2024-01 7067632 m, 34415 m/sec, 57451738 t fired, .
[[35mlola[0m][.] 91 EF STEQ 1227/3595 0/5 StigmergyElection-PT-06b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1232 secs. Pages in use: 721
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-12: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-CTLFireability-2023-13: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-03: CONJ 0 2 0 0 10 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-05: CONJ 0 1 0 0 4 0 0 3
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-09: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 200/427 38/2000 StigmergyElection-PT-06b-CTLFireability-2024-01 7227101 m, 31893 m/sec, 58884691 t fired, .
[[35mlola[0m][.] 91 EF STEQ 1232/3595 0/5 StigmergyElection-PT-06b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1237 secs. Pages in use: 726
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-12: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-CTLFireability-2023-13: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-03: CONJ 0 2 0 0 10 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-05: CONJ 0 1 0 0 4 0 0 3
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-09: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 205/427 39/2000 StigmergyElection-PT-06b-CTLFireability-2024-01 7392934 m, 33166 m/sec, 60376242 t fired, .
[[35mlola[0m][.] 91 EF STEQ 1237/3595 0/5 StigmergyElection-PT-06b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1242 secs. Pages in use: 729
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-12: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-CTLFireability-2023-13: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-03: CONJ 0 2 0 0 10 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-05: CONJ 0 1 0 0 4 0 0 3
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-09: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 210/427 39/2000 StigmergyElection-PT-06b-CTLFireability-2024-01 7557656 m, 32944 m/sec, 61855998 t fired, .
[[35mlola[0m][.] 91 EF STEQ 1242/3595 0/5 StigmergyElection-PT-06b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1247 secs. Pages in use: 733
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-12: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-CTLFireability-2023-13: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-03: CONJ 0 2 0 0 10 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-05: CONJ 0 1 0 0 4 0 0 3
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-09: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 215/427 40/2000 StigmergyElection-PT-06b-CTLFireability-2024-01 7722304 m, 32929 m/sec, 63336412 t fired, .
[[35mlola[0m][.] 91 EF STEQ 1247/3595 0/5 StigmergyElection-PT-06b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1252 secs. Pages in use: 738
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-12: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-CTLFireability-2023-13: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-03: CONJ 0 2 0 0 10 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-05: CONJ 0 1 0 0 4 0 0 3
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-09: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 220/427 41/2000 StigmergyElection-PT-06b-CTLFireability-2024-01 7887048 m, 32948 m/sec, 64817556 t fired, .
[[35mlola[0m][.] 91 EF STEQ 1252/3595 0/5 StigmergyElection-PT-06b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1257 secs. Pages in use: 744
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-12: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-CTLFireability-2023-13: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-03: CONJ 0 2 0 0 10 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-05: CONJ 0 1 0 0 4 0 0 3
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-09: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 225/427 42/2000 StigmergyElection-PT-06b-CTLFireability-2024-01 8052839 m, 33158 m/sec, 66227020 t fired, .
[[35mlola[0m][.] 91 EF STEQ 1257/3595 0/5 StigmergyElection-PT-06b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1262 secs. Pages in use: 750
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-12: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-CTLFireability-2023-13: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-03: CONJ 0 2 0 0 10 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-05: CONJ 0 1 0 0 4 0 0 3
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-09: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 230/427 43/2000 StigmergyElection-PT-06b-CTLFireability-2024-01 8222877 m, 34007 m/sec, 67671867 t fired, .
[[35mlola[0m][.] 91 EF STEQ 1262/3595 0/5 StigmergyElection-PT-06b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1267 secs. Pages in use: 755
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-12: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-CTLFireability-2023-13: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-03: CONJ 0 2 0 0 10 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-05: CONJ 0 1 0 0 4 0 0 3
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-09: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 235/427 44/2000 StigmergyElection-PT-06b-CTLFireability-2024-01 8381051 m, 31634 m/sec, 69096601 t fired, .
[[35mlola[0m][.] 91 EF STEQ 1267/3595 0/5 StigmergyElection-PT-06b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1272 secs. Pages in use: 761
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-12: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-CTLFireability-2023-13: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-03: CONJ 0 2 0 0 10 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-05: CONJ 0 1 0 0 4 0 0 3
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-09: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 240/427 45/2000 StigmergyElection-PT-06b-CTLFireability-2024-01 8542730 m, 32335 m/sec, 70549830 t fired, .
[[35mlola[0m][.] 91 EF STEQ 1272/3595 0/5 StigmergyElection-PT-06b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1277 secs. Pages in use: 765
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-12: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-CTLFireability-2023-13: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-03: CONJ 0 2 0 0 10 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-05: CONJ 0 1 0 0 4 0 0 3
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-09: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 245/427 45/2000 StigmergyElection-PT-06b-CTLFireability-2024-01 8704043 m, 32262 m/sec, 71998475 t fired, .
[[35mlola[0m][.] 91 EF STEQ 1277/3595 0/5 StigmergyElection-PT-06b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1282 secs. Pages in use: 769
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-12: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-CTLFireability-2023-13: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-03: CONJ 0 2 0 0 10 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-05: CONJ 0 1 0 0 4 0 0 3
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-09: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 250/427 46/2000 StigmergyElection-PT-06b-CTLFireability-2024-01 8863121 m, 31815 m/sec, 73427286 t fired, .
[[35mlola[0m][.] 91 EF STEQ 1282/3595 0/5 StigmergyElection-PT-06b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1287 secs. Pages in use: 774
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-12: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-CTLFireability-2023-13: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-03: CONJ 0 2 0 0 10 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-05: CONJ 0 1 0 0 4 0 0 3
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-09: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 256/427 47/2000 StigmergyElection-PT-06b-CTLFireability-2024-01 8995637 m, 26503 m/sec, 74615169 t fired, .
[[35mlola[0m][.] 91 EF STEQ 1288/3595 0/5 StigmergyElection-PT-06b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1293 secs. Pages in use: 779
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-12: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-CTLFireability-2023-13: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-03: CONJ 0 2 0 0 10 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-05: CONJ 0 1 0 0 4 0 0 3
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-09: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 261/427 47/2000 StigmergyElection-PT-06b-CTLFireability-2024-01 9016154 m, 4103 m/sec, 74802380 t fired, .
[[35mlola[0m][.] 91 EF STEQ 1293/3595 0/5 StigmergyElection-PT-06b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1298 secs. Pages in use: 779
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-12: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-CTLFireability-2023-13: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-03: CONJ 0 2 0 0 10 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-05: CONJ 0 1 0 0 4 0 0 3
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-09: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 287/427 47/2000 StigmergyElection-PT-06b-CTLFireability-2024-01 9019590 m, 687 m/sec, 74833213 t fired, .
[[35mlola[0m][.] 91 EF STEQ 1320/3595 0/5 StigmergyElection-PT-06b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1327 secs. Pages in use: 779
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-12: DISJ true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-06b-CTLFireability-2023-13: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-06b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-03: CONJ 0 2 0 0 10 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-05: CONJ 0 1 0 0 4 0 0 3
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-09: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-06b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 312/427 47/2000 StigmergyElection-PT-06b-CTLFireability-2024-01 9019658 m, 13 m/sec, 74833837 t fired, .
[[35mlola[0m][.] 91 EF STEQ 1344/3595 0/5 StigmergyElection-PT-06b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1351 secs. Pages in use: 779
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
/home/mcc/BenchKit/BenchKit_head.sh: line 23: 408 Killed $BK_TOOL --conf=/home/mcc/BenchKit/bin/myconf --formula=$BK_EXAMINATION.xml $LOLA_TIMELIMIT $LOLA_MEMLIMIT model.pnml
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="StigmergyElection-PT-06b"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is StigmergyElection-PT-06b, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r401-tall-171690534100322"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/StigmergyElection-PT-06b.tgz
mv StigmergyElection-PT-06b execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;