About the Execution of LoLA for StigmergyElection-PT-04b
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 16208.195 | 1874501.00 | 1893700.00 | 5494.30 | F??FF???F??FF?FF | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r401-tall-171690534100292.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is StigmergyElection-PT-04b, examination is LTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r401-tall-171690534100292
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 612K
-rw-r--r-- 1 mcc users 6.2K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 65K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.8K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 51K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 3.8K May 19 07:17 LTLCardinality.txt
-rw-r--r-- 1 mcc users 28K May 19 16:43 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.3K Apr 23 07:59 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K Apr 23 07:59 LTLFireability.xml
-rw-r--r-- 1 mcc users 7.7K Apr 11 18:56 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 74K Apr 11 18:56 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 11K Apr 11 18:56 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 98K Apr 11 18:56 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.7K Apr 23 07:59 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.8K Apr 23 07:59 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:43 equiv_col
-rw-r--r-- 1 mcc users 4 May 18 16:43 instance
-rw-r--r-- 1 mcc users 6 May 18 16:43 iscolored
-rw-r--r-- 1 mcc users 203K May 18 16:43 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME StigmergyElection-PT-04b-LTLFireability-00
FORMULA_NAME StigmergyElection-PT-04b-LTLFireability-01
FORMULA_NAME StigmergyElection-PT-04b-LTLFireability-02
FORMULA_NAME StigmergyElection-PT-04b-LTLFireability-03
FORMULA_NAME StigmergyElection-PT-04b-LTLFireability-04
FORMULA_NAME StigmergyElection-PT-04b-LTLFireability-05
FORMULA_NAME StigmergyElection-PT-04b-LTLFireability-06
FORMULA_NAME StigmergyElection-PT-04b-LTLFireability-07
FORMULA_NAME StigmergyElection-PT-04b-LTLFireability-08
FORMULA_NAME StigmergyElection-PT-04b-LTLFireability-09
FORMULA_NAME StigmergyElection-PT-04b-LTLFireability-10
FORMULA_NAME StigmergyElection-PT-04b-LTLFireability-11
FORMULA_NAME StigmergyElection-PT-04b-LTLFireability-12
FORMULA_NAME StigmergyElection-PT-04b-LTLFireability-13
FORMULA_NAME StigmergyElection-PT-04b-LTLFireability-14
FORMULA_NAME StigmergyElection-PT-04b-LTLFireability-15
=== Now, execution of the tool begins
BK_START 1717111194163
FORMULA StigmergyElection-PT-04b-LTLFireability-03 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA StigmergyElection-PT-04b-LTLFireability-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA StigmergyElection-PT-04b-LTLFireability-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA StigmergyElection-PT-04b-LTLFireability-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA StigmergyElection-PT-04b-LTLFireability-04 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA StigmergyElection-PT-04b-LTLFireability-11 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA StigmergyElection-PT-04b-LTLFireability-00 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA StigmergyElection-PT-04b-LTLFireability-12 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1717113068664
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLFireability.xml[0m
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] LAUNCH task # 20 (type CNST) for 17 StigmergyElection-PT-04b-LTLFireability-03
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 20 (type CNST) for StigmergyElection-PT-04b-LTLFireability-03
[[35mlola[0m][I] result : false
[[35mlola[0m][I] LAUNCH task # 74 (type EXCL) for 10 StigmergyElection-PT-04b-LTLFireability-02
[[35mlola[0m][I] time limit : 133 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 77 (type EQUN) for 10 StigmergyElection-PT-04b-LTLFireability-02
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 79 (type EQUN) for 0 StigmergyElection-PT-04b-LTLFireability-00
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[*** LOG ERROR #0001 ***] [2024-05-30 23:19:54] [status_logger] string pointer is null
[[35mlola[0m][I] FINISHED task # 74 (type EXCL) for StigmergyElection-PT-04b-LTLFireability-02
[[35mlola[0m][I] result : false
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 77 (type EQUN) for StigmergyElection-PT-04b-LTLFireability-02 (obsolete)
[[35mlola[0m][I] LAUNCH task # 75 (type EXCL) for 0 StigmergyElection-PT-04b-LTLFireability-00
[[35mlola[0m][I] time limit : 156 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 75 (type EXCL) for StigmergyElection-PT-04b-LTLFireability-00
[[35mlola[0m][I] result : false
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 79 (type EQUN) for StigmergyElection-PT-04b-LTLFireability-00 (obsolete)
[[35mlola[0m][I] LAUNCH task # 41 (type EXCL) for 40 StigmergyElection-PT-04b-LTLFireability-08
[[35mlola[0m][I] time limit : 171 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 81 (type FNDP) for 69 StigmergyElection-PT-04b-LTLFireability-15
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 82 (type EQUN) for 69 StigmergyElection-PT-04b-LTLFireability-15
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 41 (type EXCL) for StigmergyElection-PT-04b-LTLFireability-08
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 1035
[[35mlola[0m][I] fired transitions : 1872
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 83 (type EXCL) for 69 StigmergyElection-PT-04b-LTLFireability-15
[[35mlola[0m][I] time limit : 189 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 83 (type EXCL) for StigmergyElection-PT-04b-LTLFireability-15
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 13
[[35mlola[0m][I] fired transitions : 12
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 81 (type FNDP) for StigmergyElection-PT-04b-LTLFireability-15 (obsolete)
[[35mlola[0m][W] CANCELED task # 82 (type EQUN) for StigmergyElection-PT-04b-LTLFireability-15 (obsolete)
[[35mlola[0m][I] LAUNCH task # 65 (type EXCL) for 62 StigmergyElection-PT-04b-LTLFireability-14
[[35mlola[0m][I] time limit : 211 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 65 (type EXCL) for StigmergyElection-PT-04b-LTLFireability-14
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 11
[[35mlola[0m][I] fired transitions : 12
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 27 (type EXCL) for 24 StigmergyElection-PT-04b-LTLFireability-04
[[35mlola[0m][I] time limit : 257 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 81 (type FNDP) for StigmergyElection-PT-04b-LTLFireability-15
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] FINISHED task # 27 (type EXCL) for StigmergyElection-PT-04b-LTLFireability-04
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 10
[[35mlola[0m][I] fired transitions : 10
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 54 (type EXCL) for 49 StigmergyElection-PT-04b-LTLFireability-11
[[35mlola[0m][I] time limit : 300 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 54 (type EXCL) for StigmergyElection-PT-04b-LTLFireability-11
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 9
[[35mlola[0m][I] fired transitions : 9
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 5 (type EXCL) for 0 StigmergyElection-PT-04b-LTLFireability-00
[[35mlola[0m][I] time limit : 360 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 5 (type EXCL) for StigmergyElection-PT-04b-LTLFireability-00
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 18
[[35mlola[0m][I] fired transitions : 18
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 57 (type EXCL) for 56 StigmergyElection-PT-04b-LTLFireability-12
[[35mlola[0m][I] time limit : 400 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 57 (type EXCL) for StigmergyElection-PT-04b-LTLFireability-12
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 10
[[35mlola[0m][I] fired transitions : 10
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] FINISHED task # 77 (type EQUN) for StigmergyElection-PT-04b-LTLFireability-02
[[35mlola[0m][I] result : true
[[35mlola[0m][I] LAUNCH task # 35 (type EXCL) for 34 StigmergyElection-PT-04b-LTLFireability-06
[[35mlola[0m][I] time limit : 450 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 79 (type EQUN) for StigmergyElection-PT-04b-LTLFireability-00
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 82 (type EQUN) for StigmergyElection-PT-04b-LTLFireability-15
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 35 (type EXCL) for StigmergyElection-PT-04b-LTLFireability-06
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 7167
[[35mlola[0m][I] fired transitions : 23827
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 60 (type EXCL) for 59 StigmergyElection-PT-04b-LTLFireability-13
[[35mlola[0m][I] time limit : 514 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 LTL EXCL 5/514 5/2000 StigmergyElection-PT-04b-LTLFireability-13 541877 m, 108375 m/sec, 2073103 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 5 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 LTL EXCL 10/514 9/2000 StigmergyElection-PT-04b-LTLFireability-13 1117265 m, 115077 m/sec, 4333985 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 10 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 LTL EXCL 15/514 13/2000 StigmergyElection-PT-04b-LTLFireability-13 1669130 m, 110373 m/sec, 6486243 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 15 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 LTL EXCL 20/514 17/2000 StigmergyElection-PT-04b-LTLFireability-13 2230661 m, 112306 m/sec, 8626006 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 20 secs. Pages in use: 17
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 LTL EXCL 25/514 21/2000 StigmergyElection-PT-04b-LTLFireability-13 2782168 m, 110301 m/sec, 10696833 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 25 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 LTL EXCL 30/514 25/2000 StigmergyElection-PT-04b-LTLFireability-13 3334190 m, 110404 m/sec, 12884648 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 30 secs. Pages in use: 25
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 LTL EXCL 35/514 28/2000 StigmergyElection-PT-04b-LTLFireability-13 3864205 m, 106003 m/sec, 14932974 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 35 secs. Pages in use: 28
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 LTL EXCL 40/514 32/2000 StigmergyElection-PT-04b-LTLFireability-13 4405550 m, 108269 m/sec, 17005675 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 40 secs. Pages in use: 32
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 LTL EXCL 45/514 35/2000 StigmergyElection-PT-04b-LTLFireability-13 4937408 m, 106371 m/sec, 19060545 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 45 secs. Pages in use: 35
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 LTL EXCL 50/514 39/2000 StigmergyElection-PT-04b-LTLFireability-13 5476962 m, 107910 m/sec, 21188036 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 50 secs. Pages in use: 39
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 LTL EXCL 55/514 42/2000 StigmergyElection-PT-04b-LTLFireability-13 6007737 m, 106155 m/sec, 23235689 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 55 secs. Pages in use: 42
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 LTL EXCL 60/514 45/2000 StigmergyElection-PT-04b-LTLFireability-13 6531447 m, 104742 m/sec, 25310433 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 60 secs. Pages in use: 45
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 LTL EXCL 65/514 49/2000 StigmergyElection-PT-04b-LTLFireability-13 7058566 m, 105423 m/sec, 27320820 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 65 secs. Pages in use: 49
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 LTL EXCL 70/514 52/2000 StigmergyElection-PT-04b-LTLFireability-13 7519422 m, 92171 m/sec, 29517154 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 70 secs. Pages in use: 52
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 LTL EXCL 75/514 56/2000 StigmergyElection-PT-04b-LTLFireability-13 7971109 m, 90337 m/sec, 31767614 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 75 secs. Pages in use: 56
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 LTL EXCL 80/514 59/2000 StigmergyElection-PT-04b-LTLFireability-13 8402441 m, 86266 m/sec, 33844537 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 80 secs. Pages in use: 59
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 LTL EXCL 85/514 62/2000 StigmergyElection-PT-04b-LTLFireability-13 8831063 m, 85724 m/sec, 35978488 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 85 secs. Pages in use: 62
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 LTL EXCL 90/514 66/2000 StigmergyElection-PT-04b-LTLFireability-13 9263990 m, 86585 m/sec, 38031573 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 90 secs. Pages in use: 66
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 LTL EXCL 95/514 69/2000 StigmergyElection-PT-04b-LTLFireability-13 9795184 m, 106238 m/sec, 40163335 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 95 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 LTL EXCL 100/514 74/2000 StigmergyElection-PT-04b-LTLFireability-13 10369997 m, 114962 m/sec, 42479650 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 100 secs. Pages in use: 74
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 LTL EXCL 105/514 78/2000 StigmergyElection-PT-04b-LTLFireability-13 10928616 m, 111723 m/sec, 44623215 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 105 secs. Pages in use: 78
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 LTL EXCL 110/514 82/2000 StigmergyElection-PT-04b-LTLFireability-13 11492531 m, 112783 m/sec, 46786776 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 110 secs. Pages in use: 82
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 LTL EXCL 115/514 86/2000 StigmergyElection-PT-04b-LTLFireability-13 12012424 m, 103978 m/sec, 48789843 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 115 secs. Pages in use: 86
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 LTL EXCL 120/514 90/2000 StigmergyElection-PT-04b-LTLFireability-13 12520830 m, 101681 m/sec, 50783998 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 120 secs. Pages in use: 90
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 LTL EXCL 125/514 94/2000 StigmergyElection-PT-04b-LTLFireability-13 13008712 m, 97576 m/sec, 52680541 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 125 secs. Pages in use: 94
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 LTL EXCL 130/514 97/2000 StigmergyElection-PT-04b-LTLFireability-13 13504206 m, 99098 m/sec, 54575941 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 130 secs. Pages in use: 97
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 LTL EXCL 135/514 101/2000 StigmergyElection-PT-04b-LTLFireability-13 13979126 m, 94984 m/sec, 56687033 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 135 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 LTL EXCL 140/514 104/2000 StigmergyElection-PT-04b-LTLFireability-13 14412033 m, 86581 m/sec, 58829044 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 140 secs. Pages in use: 104
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 LTL EXCL 145/514 108/2000 StigmergyElection-PT-04b-LTLFireability-13 14837947 m, 85182 m/sec, 60856551 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 145 secs. Pages in use: 108
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 LTL EXCL 150/514 111/2000 StigmergyElection-PT-04b-LTLFireability-13 15329381 m, 98286 m/sec, 63160485 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 150 secs. Pages in use: 111
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 LTL EXCL 155/514 114/2000 StigmergyElection-PT-04b-LTLFireability-13 15767603 m, 87644 m/sec, 65279030 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 155 secs. Pages in use: 114
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 LTL EXCL 160/514 118/2000 StigmergyElection-PT-04b-LTLFireability-13 16201110 m, 86701 m/sec, 67386521 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 160 secs. Pages in use: 118
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 LTL EXCL 165/514 121/2000 StigmergyElection-PT-04b-LTLFireability-13 16633030 m, 86384 m/sec, 69429184 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 165 secs. Pages in use: 121
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 LTL EXCL 170/514 124/2000 StigmergyElection-PT-04b-LTLFireability-13 17033368 m, 80067 m/sec, 71306134 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 170 secs. Pages in use: 124
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 LTL EXCL 175/514 127/2000 StigmergyElection-PT-04b-LTLFireability-13 17416494 m, 76625 m/sec, 73146668 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 175 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 LTL EXCL 180/514 130/2000 StigmergyElection-PT-04b-LTLFireability-13 17775786 m, 71858 m/sec, 74909320 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 180 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 LTL EXCL 185/514 132/2000 StigmergyElection-PT-04b-LTLFireability-13 18139802 m, 72803 m/sec, 76637478 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 185 secs. Pages in use: 132
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 LTL EXCL 190/514 135/2000 StigmergyElection-PT-04b-LTLFireability-13 18498522 m, 71744 m/sec, 78261554 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 190 secs. Pages in use: 135
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 LTL EXCL 195/514 138/2000 StigmergyElection-PT-04b-LTLFireability-13 18840721 m, 68439 m/sec, 79857414 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 195 secs. Pages in use: 138
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 LTL EXCL 200/514 140/2000 StigmergyElection-PT-04b-LTLFireability-13 19147393 m, 61334 m/sec, 81284301 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 200 secs. Pages in use: 140
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 LTL EXCL 205/514 142/2000 StigmergyElection-PT-04b-LTLFireability-13 19460108 m, 62543 m/sec, 82802811 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 205 secs. Pages in use: 142
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 LTL EXCL 210/514 144/2000 StigmergyElection-PT-04b-LTLFireability-13 19764044 m, 60787 m/sec, 84277248 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 210 secs. Pages in use: 144
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 LTL EXCL 215/514 147/2000 StigmergyElection-PT-04b-LTLFireability-13 20059283 m, 59047 m/sec, 85713454 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 215 secs. Pages in use: 147
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 LTL EXCL 220/514 149/2000 StigmergyElection-PT-04b-LTLFireability-13 20361340 m, 60411 m/sec, 87114739 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 220 secs. Pages in use: 149
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 LTL EXCL 225/514 151/2000 StigmergyElection-PT-04b-LTLFireability-13 20645302 m, 56792 m/sec, 88426311 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 225 secs. Pages in use: 151
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 LTL EXCL 230/514 153/2000 StigmergyElection-PT-04b-LTLFireability-13 20898964 m, 50732 m/sec, 89695891 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 230 secs. Pages in use: 153
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 LTL EXCL 235/514 155/2000 StigmergyElection-PT-04b-LTLFireability-13 21199326 m, 60072 m/sec, 91094310 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 235 secs. Pages in use: 155
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 LTL EXCL 240/514 157/2000 StigmergyElection-PT-04b-LTLFireability-13 21465178 m, 53170 m/sec, 92392651 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 240 secs. Pages in use: 157
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 LTL EXCL 245/514 159/2000 StigmergyElection-PT-04b-LTLFireability-13 21721279 m, 51220 m/sec, 93646551 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 245 secs. Pages in use: 159
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 LTL EXCL 250/514 161/2000 StigmergyElection-PT-04b-LTLFireability-13 21988651 m, 53474 m/sec, 94841081 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 250 secs. Pages in use: 161
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 LTL EXCL 255/514 163/2000 StigmergyElection-PT-04b-LTLFireability-13 22255983 m, 53466 m/sec, 96083051 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 255 secs. Pages in use: 163
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 LTL EXCL 260/514 165/2000 StigmergyElection-PT-04b-LTLFireability-13 22516027 m, 52008 m/sec, 97348929 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 260 secs. Pages in use: 165
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 LTL EXCL 265/514 166/2000 StigmergyElection-PT-04b-LTLFireability-13 22659318 m, 28658 m/sec, 98804485 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 265 secs. Pages in use: 166
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 LTL EXCL 270/514 168/2000 StigmergyElection-PT-04b-LTLFireability-13 22947025 m, 57541 m/sec, 100212066 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 270 secs. Pages in use: 168
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 LTL EXCL 275/514 171/2000 StigmergyElection-PT-04b-LTLFireability-13 23286691 m, 67933 m/sec, 101861633 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 275 secs. Pages in use: 171
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 LTL EXCL 280/514 173/2000 StigmergyElection-PT-04b-LTLFireability-13 23590290 m, 60719 m/sec, 103473687 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 280 secs. Pages in use: 173
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 LTL EXCL 285/514 176/2000 StigmergyElection-PT-04b-LTLFireability-13 23980953 m, 78132 m/sec, 105388199 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 285 secs. Pages in use: 176
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 LTL EXCL 290/514 179/2000 StigmergyElection-PT-04b-LTLFireability-13 24353759 m, 74561 m/sec, 107221176 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 290 secs. Pages in use: 179
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 LTL EXCL 295/514 181/2000 StigmergyElection-PT-04b-LTLFireability-13 24711903 m, 71628 m/sec, 109126775 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 295 secs. Pages in use: 181
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 LTL EXCL 300/514 185/2000 StigmergyElection-PT-04b-LTLFireability-13 25129848 m, 83589 m/sec, 111133296 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 300 secs. Pages in use: 185
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 LTL EXCL 305/514 188/2000 StigmergyElection-PT-04b-LTLFireability-13 25545736 m, 83177 m/sec, 113113907 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 305 secs. Pages in use: 188
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 LTL EXCL 310/514 190/2000 StigmergyElection-PT-04b-LTLFireability-13 25892045 m, 69261 m/sec, 114771465 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 310 secs. Pages in use: 190
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 LTL EXCL 315/514 193/2000 StigmergyElection-PT-04b-LTLFireability-13 26208164 m, 63223 m/sec, 116238910 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 315 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 LTL EXCL 320/514 195/2000 StigmergyElection-PT-04b-LTLFireability-13 26484556 m, 55278 m/sec, 117551209 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 320 secs. Pages in use: 195
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 LTL EXCL 325/514 197/2000 StigmergyElection-PT-04b-LTLFireability-13 26741644 m, 51417 m/sec, 118784412 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 325 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 LTL EXCL 330/514 198/2000 StigmergyElection-PT-04b-LTLFireability-13 26964823 m, 44635 m/sec, 119856191 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 330 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 LTL EXCL 335/514 200/2000 StigmergyElection-PT-04b-LTLFireability-13 27203000 m, 47635 m/sec, 120997784 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 335 secs. Pages in use: 200
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 LTL EXCL 340/514 202/2000 StigmergyElection-PT-04b-LTLFireability-13 27424115 m, 44223 m/sec, 122019850 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 340 secs. Pages in use: 202
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 LTL EXCL 345/514 203/2000 StigmergyElection-PT-04b-LTLFireability-13 27621221 m, 39421 m/sec, 123235261 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 345 secs. Pages in use: 203
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 LTL EXCL 350/514 206/2000 StigmergyElection-PT-04b-LTLFireability-13 27959276 m, 67611 m/sec, 124930219 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 350 secs. Pages in use: 206
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 LTL EXCL 355/514 209/2000 StigmergyElection-PT-04b-LTLFireability-13 28358452 m, 79835 m/sec, 126908397 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 355 secs. Pages in use: 209
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 LTL EXCL 360/514 211/2000 StigmergyElection-PT-04b-LTLFireability-13 28752363 m, 78782 m/sec, 128831097 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 360 secs. Pages in use: 211
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 LTL EXCL 365/514 214/2000 StigmergyElection-PT-04b-LTLFireability-13 29142940 m, 78115 m/sec, 130643626 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 365 secs. Pages in use: 214
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 LTL EXCL 370/514 217/2000 StigmergyElection-PT-04b-LTLFireability-13 29505515 m, 72515 m/sec, 132390968 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 370 secs. Pages in use: 217
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 LTL EXCL 375/514 219/2000 StigmergyElection-PT-04b-LTLFireability-13 29863654 m, 71627 m/sec, 134111781 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 375 secs. Pages in use: 219
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 LTL EXCL 380/514 222/2000 StigmergyElection-PT-04b-LTLFireability-13 30214272 m, 70123 m/sec, 135812661 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 380 secs. Pages in use: 222
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 LTL EXCL 385/514 224/2000 StigmergyElection-PT-04b-LTLFireability-13 30587172 m, 74580 m/sec, 137570591 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 385 secs. Pages in use: 224
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 LTL EXCL 390/514 226/2000 StigmergyElection-PT-04b-LTLFireability-13 30887870 m, 60139 m/sec, 138956772 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 390 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 LTL EXCL 395/514 229/2000 StigmergyElection-PT-04b-LTLFireability-13 31230713 m, 68568 m/sec, 140623442 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 395 secs. Pages in use: 229
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 LTL EXCL 400/514 231/2000 StigmergyElection-PT-04b-LTLFireability-13 31575353 m, 68928 m/sec, 142282255 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 400 secs. Pages in use: 231
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 LTL EXCL 405/514 233/2000 StigmergyElection-PT-04b-LTLFireability-13 31901974 m, 65324 m/sec, 143870022 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 405 secs. Pages in use: 233
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 LTL EXCL 410/514 236/2000 StigmergyElection-PT-04b-LTLFireability-13 32248954 m, 69396 m/sec, 145401565 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 410 secs. Pages in use: 236
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 LTL EXCL 415/514 238/2000 StigmergyElection-PT-04b-LTLFireability-13 32582046 m, 66618 m/sec, 147001035 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 415 secs. Pages in use: 238
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 LTL EXCL 420/514 240/2000 StigmergyElection-PT-04b-LTLFireability-13 32889397 m, 61470 m/sec, 148417351 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 420 secs. Pages in use: 240
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 LTL EXCL 425/514 242/2000 StigmergyElection-PT-04b-LTLFireability-13 33159954 m, 54111 m/sec, 149686588 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 425 secs. Pages in use: 242
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 LTL EXCL 430/514 244/2000 StigmergyElection-PT-04b-LTLFireability-13 33484405 m, 64890 m/sec, 151257128 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 430 secs. Pages in use: 244
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 LTL EXCL 435/514 246/2000 StigmergyElection-PT-04b-LTLFireability-13 33771684 m, 57455 m/sec, 152658134 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 435 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 LTL EXCL 440/514 248/2000 StigmergyElection-PT-04b-LTLFireability-13 34059635 m, 57590 m/sec, 154058235 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 440 secs. Pages in use: 248
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 LTL EXCL 445/514 250/2000 StigmergyElection-PT-04b-LTLFireability-13 34380382 m, 64149 m/sec, 155566499 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 445 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 LTL EXCL 450/514 252/2000 StigmergyElection-PT-04b-LTLFireability-13 34644709 m, 52865 m/sec, 156779804 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 450 secs. Pages in use: 252
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 LTL EXCL 455/514 254/2000 StigmergyElection-PT-04b-LTLFireability-13 34918601 m, 54778 m/sec, 158133590 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 455 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 LTL EXCL 460/514 256/2000 StigmergyElection-PT-04b-LTLFireability-13 35217537 m, 59787 m/sec, 159543660 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 460 secs. Pages in use: 256
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 LTL EXCL 465/514 258/2000 StigmergyElection-PT-04b-LTLFireability-13 35482030 m, 52898 m/sec, 160835583 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 465 secs. Pages in use: 258
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 LTL EXCL 470/514 260/2000 StigmergyElection-PT-04b-LTLFireability-13 35744344 m, 52462 m/sec, 162101701 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 470 secs. Pages in use: 260
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 LTL EXCL 475/514 262/2000 StigmergyElection-PT-04b-LTLFireability-13 36040689 m, 59269 m/sec, 163392979 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 475 secs. Pages in use: 262
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 LTL EXCL 480/514 264/2000 StigmergyElection-PT-04b-LTLFireability-13 36325430 m, 56948 m/sec, 164693266 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 480 secs. Pages in use: 264
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 LTL EXCL 485/514 265/2000 StigmergyElection-PT-04b-LTLFireability-13 36478714 m, 30656 m/sec, 165888186 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 485 secs. Pages in use: 265
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 LTL EXCL 490/514 266/2000 StigmergyElection-PT-04b-LTLFireability-13 36660280 m, 36313 m/sec, 167163715 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 490 secs. Pages in use: 266
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 LTL EXCL 495/514 269/2000 StigmergyElection-PT-04b-LTLFireability-13 36995376 m, 67019 m/sec, 168800570 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 495 secs. Pages in use: 269
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 LTL EXCL 500/514 271/2000 StigmergyElection-PT-04b-LTLFireability-13 37329401 m, 66805 m/sec, 170422803 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 500 secs. Pages in use: 271
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 LTL EXCL 505/514 273/2000 StigmergyElection-PT-04b-LTLFireability-13 37651290 m, 64377 m/sec, 172135059 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 505 secs. Pages in use: 273
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 LTL EXCL 510/514 275/2000 StigmergyElection-PT-04b-LTLFireability-13 37991343 m, 68010 m/sec, 173740680 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 510 secs. Pages in use: 275
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 60 (type EXCL) for StigmergyElection-PT-04b-LTLFireability-13 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 515 secs. Pages in use: 278
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 47 (type EXCL) for 46 StigmergyElection-PT-04b-LTLFireability-10
[[35mlola[0m][I] time limit : 514 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 60 (type EXCL) for 59 StigmergyElection-PT-04b-LTLFireability-13
[[35mlola[0m][I] time limit : 3085 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 47 (type EXCL) for StigmergyElection-PT-04b-LTLFireability-10
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 188
[[35mlola[0m][I] fired transitions : 188
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 LTL EXCL 5/514 5/5 StigmergyElection-PT-04b-LTLFireability-13 598908 m, -7478487 m/sec, 2303562 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 520 secs. Pages in use: 278
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 60 (type EXCL) for StigmergyElection-PT-04b-LTLFireability-13 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 525 secs. Pages in use: 278
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 44 (type EXCL) for 43 StigmergyElection-PT-04b-LTLFireability-09
[[35mlola[0m][I] time limit : 615 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 44 (type EXCL) for StigmergyElection-PT-04b-LTLFireability-09
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 188
[[35mlola[0m][I] fired transitions : 188
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 38 (type EXCL) for 37 StigmergyElection-PT-04b-LTLFireability-07
[[35mlola[0m][I] time limit : 768 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 5/768 5/2000 StigmergyElection-PT-04b-LTLFireability-07 597482 m, 119496 m/sec, 2296234 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 530 secs. Pages in use: 278
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 10/768 9/2000 StigmergyElection-PT-04b-LTLFireability-07 1179329 m, 116369 m/sec, 4562008 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 535 secs. Pages in use: 278
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 15/768 14/2000 StigmergyElection-PT-04b-LTLFireability-07 1732391 m, 110612 m/sec, 6730503 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 540 secs. Pages in use: 278
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 20/768 18/2000 StigmergyElection-PT-04b-LTLFireability-07 2294997 m, 112521 m/sec, 8864035 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 545 secs. Pages in use: 278
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 25/768 21/2000 StigmergyElection-PT-04b-LTLFireability-07 2849832 m, 110967 m/sec, 10972273 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 550 secs. Pages in use: 278
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 30/768 25/2000 StigmergyElection-PT-04b-LTLFireability-07 3406485 m, 111330 m/sec, 13152664 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 555 secs. Pages in use: 278
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 35/768 28/2000 StigmergyElection-PT-04b-LTLFireability-07 3935695 m, 105842 m/sec, 15219039 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 560 secs. Pages in use: 278
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 40/768 32/2000 StigmergyElection-PT-04b-LTLFireability-07 4479567 m, 108774 m/sec, 17292307 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 565 secs. Pages in use: 278
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 45/768 36/2000 StigmergyElection-PT-04b-LTLFireability-07 5017532 m, 107593 m/sec, 19356118 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 570 secs. Pages in use: 278
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 50/768 39/2000 StigmergyElection-PT-04b-LTLFireability-07 5554417 m, 107377 m/sec, 21491593 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 575 secs. Pages in use: 278
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 55/768 43/2000 StigmergyElection-PT-04b-LTLFireability-07 6080568 m, 105230 m/sec, 23520944 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 580 secs. Pages in use: 278
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 60/768 46/2000 StigmergyElection-PT-04b-LTLFireability-07 6611785 m, 106243 m/sec, 25584973 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 585 secs. Pages in use: 278
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 65/768 49/2000 StigmergyElection-PT-04b-LTLFireability-07 7118110 m, 101265 m/sec, 27604233 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 590 secs. Pages in use: 278
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 70/768 53/2000 StigmergyElection-PT-04b-LTLFireability-07 7574400 m, 91258 m/sec, 29799232 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 595 secs. Pages in use: 278
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 75/768 56/2000 StigmergyElection-PT-04b-LTLFireability-07 8023750 m, 89870 m/sec, 32034544 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 600 secs. Pages in use: 278
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 80/768 59/2000 StigmergyElection-PT-04b-LTLFireability-07 8452329 m, 85715 m/sec, 34095447 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 605 secs. Pages in use: 278
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 85/768 63/2000 StigmergyElection-PT-04b-LTLFireability-07 8879148 m, 85363 m/sec, 36216184 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 610 secs. Pages in use: 278
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 90/768 66/2000 StigmergyElection-PT-04b-LTLFireability-07 9306315 m, 85433 m/sec, 38232338 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 615 secs. Pages in use: 278
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 95/768 70/2000 StigmergyElection-PT-04b-LTLFireability-07 9845750 m, 107887 m/sec, 40388634 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 620 secs. Pages in use: 278
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 100/768 74/2000 StigmergyElection-PT-04b-LTLFireability-07 10424937 m, 115837 m/sec, 42681021 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 625 secs. Pages in use: 278
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 105/768 78/2000 StigmergyElection-PT-04b-LTLFireability-07 10978801 m, 110772 m/sec, 44821235 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 630 secs. Pages in use: 278
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 110/768 83/2000 StigmergyElection-PT-04b-LTLFireability-07 11539192 m, 112078 m/sec, 46971729 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 635 secs. Pages in use: 278
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 115/768 87/2000 StigmergyElection-PT-04b-LTLFireability-07 12055224 m, 103206 m/sec, 48952609 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 640 secs. Pages in use: 278
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 120/768 90/2000 StigmergyElection-PT-04b-LTLFireability-07 12558706 m, 100696 m/sec, 50928627 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 645 secs. Pages in use: 278
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 125/768 94/2000 StigmergyElection-PT-04b-LTLFireability-07 13044291 m, 97117 m/sec, 52817192 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 650 secs. Pages in use: 278
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 130/768 98/2000 StigmergyElection-PT-04b-LTLFireability-07 13537298 m, 98601 m/sec, 54702708 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 655 secs. Pages in use: 278
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 135/768 101/2000 StigmergyElection-PT-04b-LTLFireability-07 14005828 m, 93706 m/sec, 56817427 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 660 secs. Pages in use: 278
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 140/768 105/2000 StigmergyElection-PT-04b-LTLFireability-07 14441896 m, 87213 m/sec, 58963402 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 665 secs. Pages in use: 278
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 145/768 108/2000 StigmergyElection-PT-04b-LTLFireability-07 14861545 m, 83929 m/sec, 60970276 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 670 secs. Pages in use: 278
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 150/768 111/2000 StigmergyElection-PT-04b-LTLFireability-07 15345295 m, 96750 m/sec, 63239656 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 675 secs. Pages in use: 278
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 155/768 115/2000 StigmergyElection-PT-04b-LTLFireability-07 15783423 m, 87625 m/sec, 65357664 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 680 secs. Pages in use: 278
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 160/768 118/2000 StigmergyElection-PT-04b-LTLFireability-07 16215261 m, 86367 m/sec, 67455666 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 685 secs. Pages in use: 278
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 165/768 121/2000 StigmergyElection-PT-04b-LTLFireability-07 16645759 m, 86099 m/sec, 69492657 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 690 secs. Pages in use: 278
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 170/768 124/2000 StigmergyElection-PT-04b-LTLFireability-07 17040586 m, 78965 m/sec, 71349182 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 695 secs. Pages in use: 278
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 175/768 127/2000 StigmergyElection-PT-04b-LTLFireability-07 17422085 m, 76299 m/sec, 73174950 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 700 secs. Pages in use: 278
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 180/768 130/2000 StigmergyElection-PT-04b-LTLFireability-07 17780214 m, 71625 m/sec, 74931093 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 705 secs. Pages in use: 278
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 185/768 132/2000 StigmergyElection-PT-04b-LTLFireability-07 18141886 m, 72334 m/sec, 76646231 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 710 secs. Pages in use: 278
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 190/768 135/2000 StigmergyElection-PT-04b-LTLFireability-07 18498285 m, 71279 m/sec, 78260593 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 715 secs. Pages in use: 278
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 195/768 138/2000 StigmergyElection-PT-04b-LTLFireability-07 18839729 m, 68288 m/sec, 79851788 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 720 secs. Pages in use: 278
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 200/768 140/2000 StigmergyElection-PT-04b-LTLFireability-07 19147063 m, 61466 m/sec, 81282228 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 725 secs. Pages in use: 278
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 205/768 142/2000 StigmergyElection-PT-04b-LTLFireability-07 19459787 m, 62544 m/sec, 82801499 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 730 secs. Pages in use: 278
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 210/768 144/2000 StigmergyElection-PT-04b-LTLFireability-07 19761797 m, 60402 m/sec, 84266442 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 735 secs. Pages in use: 278
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 215/768 147/2000 StigmergyElection-PT-04b-LTLFireability-07 20054664 m, 58573 m/sec, 85692925 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 740 secs. Pages in use: 278
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 220/768 149/2000 StigmergyElection-PT-04b-LTLFireability-07 20355896 m, 60246 m/sec, 87088217 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 745 secs. Pages in use: 278
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 225/768 151/2000 StigmergyElection-PT-04b-LTLFireability-07 20638927 m, 56606 m/sec, 88396205 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 750 secs. Pages in use: 278
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 230/768 153/2000 StigmergyElection-PT-04b-LTLFireability-07 20890716 m, 50357 m/sec, 89654943 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 755 secs. Pages in use: 278
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 235/768 155/2000 StigmergyElection-PT-04b-LTLFireability-07 21189080 m, 59672 m/sec, 91046226 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 760 secs. Pages in use: 278
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 240/768 157/2000 StigmergyElection-PT-04b-LTLFireability-07 21452302 m, 52644 m/sec, 92329344 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 765 secs. Pages in use: 278
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 245/768 159/2000 StigmergyElection-PT-04b-LTLFireability-07 21704583 m, 50456 m/sec, 93565949 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 770 secs. Pages in use: 278
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 250/768 161/2000 StigmergyElection-PT-04b-LTLFireability-07 21977605 m, 54604 m/sec, 94791720 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 775 secs. Pages in use: 278
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 255/768 163/2000 StigmergyElection-PT-04b-LTLFireability-07 22240662 m, 52611 m/sec, 96015494 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 780 secs. Pages in use: 278
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 260/768 165/2000 StigmergyElection-PT-04b-LTLFireability-07 22505659 m, 52999 m/sec, 97235426 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 785 secs. Pages in use: 278
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 265/768 166/2000 StigmergyElection-PT-04b-LTLFireability-07 22638828 m, 26633 m/sec, 98692389 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 790 secs. Pages in use: 278
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 270/768 168/2000 StigmergyElection-PT-04b-LTLFireability-07 22917173 m, 55669 m/sec, 100055727 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 795 secs. Pages in use: 278
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 275/768 171/2000 StigmergyElection-PT-04b-LTLFireability-07 23254761 m, 67517 m/sec, 101708998 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 800 secs. Pages in use: 278
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 280/768 173/2000 StigmergyElection-PT-04b-LTLFireability-07 23564568 m, 61961 m/sec, 103320571 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 805 secs. Pages in use: 278
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 285/768 176/2000 StigmergyElection-PT-04b-LTLFireability-07 23930876 m, 73261 m/sec, 105150580 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 810 secs. Pages in use: 278
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 290/768 178/2000 StigmergyElection-PT-04b-LTLFireability-07 24311811 m, 76187 m/sec, 107006879 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 815 secs. Pages in use: 278
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 295/768 181/2000 StigmergyElection-PT-04b-LTLFireability-07 24653927 m, 68423 m/sec, 108830733 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 820 secs. Pages in use: 278
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 300/768 184/2000 StigmergyElection-PT-04b-LTLFireability-07 25075234 m, 84261 m/sec, 110853944 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 825 secs. Pages in use: 278
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 305/768 187/2000 StigmergyElection-PT-04b-LTLFireability-07 25478949 m, 80743 m/sec, 112793175 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 830 secs. Pages in use: 278
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 310/768 190/2000 StigmergyElection-PT-04b-LTLFireability-07 25829453 m, 70100 m/sec, 114465293 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 835 secs. Pages in use: 278
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 315/768 192/2000 StigmergyElection-PT-04b-LTLFireability-07 26143511 m, 62811 m/sec, 115943730 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 840 secs. Pages in use: 278
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 320/768 194/2000 StigmergyElection-PT-04b-LTLFireability-07 26410969 m, 53491 m/sec, 117212710 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 845 secs. Pages in use: 278
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 325/768 196/2000 StigmergyElection-PT-04b-LTLFireability-07 26682935 m, 54393 m/sec, 118518498 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 850 secs. Pages in use: 278
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 330/768 198/2000 StigmergyElection-PT-04b-LTLFireability-07 26915639 m, 46540 m/sec, 119608433 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 855 secs. Pages in use: 278
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 335/768 200/2000 StigmergyElection-PT-04b-LTLFireability-07 27151468 m, 47165 m/sec, 120745968 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 860 secs. Pages in use: 278
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 340/768 201/2000 StigmergyElection-PT-04b-LTLFireability-07 27374948 m, 44696 m/sec, 121782646 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 865 secs. Pages in use: 278
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 345/768 203/2000 StigmergyElection-PT-04b-LTLFireability-07 27553400 m, 35690 m/sec, 122902361 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 870 secs. Pages in use: 278
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 350/768 205/2000 StigmergyElection-PT-04b-LTLFireability-07 27867018 m, 62723 m/sec, 124476666 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 875 secs. Pages in use: 278
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 355/768 208/2000 StigmergyElection-PT-04b-LTLFireability-07 28253627 m, 77321 m/sec, 126410168 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 880 secs. Pages in use: 278
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 360/768 211/2000 StigmergyElection-PT-04b-LTLFireability-07 28645288 m, 78332 m/sec, 128322784 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 885 secs. Pages in use: 278
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 365/768 214/2000 StigmergyElection-PT-04b-LTLFireability-07 29056247 m, 82191 m/sec, 130230909 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 890 secs. Pages in use: 278
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 370/768 216/2000 StigmergyElection-PT-04b-LTLFireability-07 29373646 m, 63479 m/sec, 131699117 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 895 secs. Pages in use: 278
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 375/768 218/2000 StigmergyElection-PT-04b-LTLFireability-07 29764580 m, 78186 m/sec, 133625520 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 900 secs. Pages in use: 278
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 380/768 221/2000 StigmergyElection-PT-04b-LTLFireability-07 30111535 m, 69391 m/sec, 135308180 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 905 secs. Pages in use: 278
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 385/768 223/2000 StigmergyElection-PT-04b-LTLFireability-07 30475675 m, 72828 m/sec, 137054852 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 910 secs. Pages in use: 278
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 390/768 226/2000 StigmergyElection-PT-04b-LTLFireability-07 30812923 m, 67449 m/sec, 138614425 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 915 secs. Pages in use: 278
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 395/768 228/2000 StigmergyElection-PT-04b-LTLFireability-07 31131027 m, 63620 m/sec, 140163674 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 920 secs. Pages in use: 278
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 400/768 230/2000 StigmergyElection-PT-04b-LTLFireability-07 31481544 m, 70103 m/sec, 141821646 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 925 secs. Pages in use: 278
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 405/768 233/2000 StigmergyElection-PT-04b-LTLFireability-07 31804010 m, 64493 m/sec, 143388976 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 930 secs. Pages in use: 278
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 410/768 235/2000 StigmergyElection-PT-04b-LTLFireability-07 32164343 m, 72066 m/sec, 144995337 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 935 secs. Pages in use: 278
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 415/768 237/2000 StigmergyElection-PT-04b-LTLFireability-07 32479835 m, 63098 m/sec, 146515540 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 940 secs. Pages in use: 278
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 420/768 240/2000 StigmergyElection-PT-04b-LTLFireability-07 32820454 m, 68123 m/sec, 148090406 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 945 secs. Pages in use: 278
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 425/768 241/2000 StigmergyElection-PT-04b-LTLFireability-07 33079067 m, 51722 m/sec, 149303483 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 950 secs. Pages in use: 278
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 430/768 244/2000 StigmergyElection-PT-04b-LTLFireability-07 33427252 m, 69637 m/sec, 150983340 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 955 secs. Pages in use: 278
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 435/768 246/2000 StigmergyElection-PT-04b-LTLFireability-07 33714118 m, 57373 m/sec, 152382360 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 960 secs. Pages in use: 278
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 440/768 248/2000 StigmergyElection-PT-04b-LTLFireability-07 33997614 m, 56699 m/sec, 153762599 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 965 secs. Pages in use: 278
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 445/768 250/2000 StigmergyElection-PT-04b-LTLFireability-07 34306727 m, 61822 m/sec, 155217537 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 970 secs. Pages in use: 278
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 450/768 252/2000 StigmergyElection-PT-04b-LTLFireability-07 34581210 m, 54896 m/sec, 156491512 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 975 secs. Pages in use: 278
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 455/768 253/2000 StigmergyElection-PT-04b-LTLFireability-07 34828842 m, 49526 m/sec, 157686428 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 980 secs. Pages in use: 278
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 460/768 256/2000 StigmergyElection-PT-04b-LTLFireability-07 35141167 m, 62465 m/sec, 159166577 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 985 secs. Pages in use: 278
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 465/768 258/2000 StigmergyElection-PT-04b-LTLFireability-07 35416408 m, 55048 m/sec, 160508243 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 990 secs. Pages in use: 278
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 470/768 259/2000 StigmergyElection-PT-04b-LTLFireability-07 35688484 m, 54415 m/sec, 161833643 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 995 secs. Pages in use: 278
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 475/768 262/2000 StigmergyElection-PT-04b-LTLFireability-07 35990198 m, 60342 m/sec, 163150457 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1000 secs. Pages in use: 278
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 480/768 263/2000 StigmergyElection-PT-04b-LTLFireability-07 36252454 m, 52451 m/sec, 164417063 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1005 secs. Pages in use: 278
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 485/768 265/2000 StigmergyElection-PT-04b-LTLFireability-07 36458172 m, 41143 m/sec, 165666400 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1010 secs. Pages in use: 278
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 490/768 266/2000 StigmergyElection-PT-04b-LTLFireability-07 36600985 m, 28562 m/sec, 166876402 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1015 secs. Pages in use: 278
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 495/768 268/2000 StigmergyElection-PT-04b-LTLFireability-07 36906705 m, 61144 m/sec, 168362809 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1020 secs. Pages in use: 278
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 500/768 270/2000 StigmergyElection-PT-04b-LTLFireability-07 37239630 m, 66585 m/sec, 169993086 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1025 secs. Pages in use: 278
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 505/768 272/2000 StigmergyElection-PT-04b-LTLFireability-07 37558620 m, 63798 m/sec, 171678632 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1030 secs. Pages in use: 278
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 510/768 275/2000 StigmergyElection-PT-04b-LTLFireability-07 37884562 m, 65188 m/sec, 173223779 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1035 secs. Pages in use: 278
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 515/768 277/2000 StigmergyElection-PT-04b-LTLFireability-07 38241120 m, 71311 m/sec, 174950300 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1040 secs. Pages in use: 278
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 520/768 279/2000 StigmergyElection-PT-04b-LTLFireability-07 38552851 m, 62346 m/sec, 176420438 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1045 secs. Pages in use: 279
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 525/768 282/2000 StigmergyElection-PT-04b-LTLFireability-07 38874432 m, 64316 m/sec, 177937483 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1050 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 530/768 283/2000 StigmergyElection-PT-04b-LTLFireability-07 39145803 m, 54274 m/sec, 179207957 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1055 secs. Pages in use: 283
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 535/768 285/2000 StigmergyElection-PT-04b-LTLFireability-07 39432944 m, 57428 m/sec, 180603451 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1060 secs. Pages in use: 285
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 540/768 287/2000 StigmergyElection-PT-04b-LTLFireability-07 39682584 m, 49928 m/sec, 181770777 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1065 secs. Pages in use: 287
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 545/768 289/2000 StigmergyElection-PT-04b-LTLFireability-07 39959962 m, 55475 m/sec, 183114476 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1070 secs. Pages in use: 289
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 550/768 291/2000 StigmergyElection-PT-04b-LTLFireability-07 40238353 m, 55678 m/sec, 184375309 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1075 secs. Pages in use: 291
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 555/768 292/2000 StigmergyElection-PT-04b-LTLFireability-07 40458564 m, 44042 m/sec, 185741392 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1080 secs. Pages in use: 292
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 560/768 295/2000 StigmergyElection-PT-04b-LTLFireability-07 40832469 m, 74781 m/sec, 187548546 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1085 secs. Pages in use: 295
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 565/768 297/2000 StigmergyElection-PT-04b-LTLFireability-07 41159249 m, 65356 m/sec, 189060686 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1090 secs. Pages in use: 297
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 570/768 300/2000 StigmergyElection-PT-04b-LTLFireability-07 41496724 m, 67495 m/sec, 190705433 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1095 secs. Pages in use: 300
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 575/768 302/2000 StigmergyElection-PT-04b-LTLFireability-07 41840953 m, 68845 m/sec, 192362442 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1100 secs. Pages in use: 302
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 580/768 304/2000 StigmergyElection-PT-04b-LTLFireability-07 42164984 m, 64806 m/sec, 193936534 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1105 secs. Pages in use: 304
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 585/768 307/2000 StigmergyElection-PT-04b-LTLFireability-07 42520255 m, 71054 m/sec, 195604507 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1110 secs. Pages in use: 307
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 590/768 309/2000 StigmergyElection-PT-04b-LTLFireability-07 42813615 m, 58672 m/sec, 196961287 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1115 secs. Pages in use: 309
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 595/768 311/2000 StigmergyElection-PT-04b-LTLFireability-07 43108647 m, 59006 m/sec, 198402535 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1120 secs. Pages in use: 311
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 600/768 313/2000 StigmergyElection-PT-04b-LTLFireability-07 43443821 m, 67034 m/sec, 200000731 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1125 secs. Pages in use: 313
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 605/768 315/2000 StigmergyElection-PT-04b-LTLFireability-07 43746966 m, 60629 m/sec, 201475435 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1130 secs. Pages in use: 315
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 610/768 318/2000 StigmergyElection-PT-04b-LTLFireability-07 44082899 m, 67186 m/sec, 202975292 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1135 secs. Pages in use: 318
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 615/768 320/2000 StigmergyElection-PT-04b-LTLFireability-07 44373585 m, 58137 m/sec, 204383083 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1140 secs. Pages in use: 320
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 620/768 322/2000 StigmergyElection-PT-04b-LTLFireability-07 44709832 m, 67249 m/sec, 205942812 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1145 secs. Pages in use: 322
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 625/768 324/2000 StigmergyElection-PT-04b-LTLFireability-07 44980886 m, 54210 m/sec, 207180429 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1150 secs. Pages in use: 324
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 630/768 326/2000 StigmergyElection-PT-04b-LTLFireability-07 45262756 m, 56374 m/sec, 208573040 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1155 secs. Pages in use: 326
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 635/768 328/2000 StigmergyElection-PT-04b-LTLFireability-07 45552142 m, 57877 m/sec, 209953589 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1160 secs. Pages in use: 328
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 640/768 330/2000 StigmergyElection-PT-04b-LTLFireability-07 45833249 m, 56221 m/sec, 211322881 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1165 secs. Pages in use: 330
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 645/768 332/2000 StigmergyElection-PT-04b-LTLFireability-07 46124649 m, 58280 m/sec, 212722082 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1170 secs. Pages in use: 332
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 650/768 334/2000 StigmergyElection-PT-04b-LTLFireability-07 46422059 m, 59482 m/sec, 214099198 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1175 secs. Pages in use: 334
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 655/768 335/2000 StigmergyElection-PT-04b-LTLFireability-07 46668096 m, 49207 m/sec, 215231832 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1180 secs. Pages in use: 335
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 660/768 337/2000 StigmergyElection-PT-04b-LTLFireability-07 46944287 m, 55238 m/sec, 216600105 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1185 secs. Pages in use: 337
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 665/768 339/2000 StigmergyElection-PT-04b-LTLFireability-07 47214910 m, 54124 m/sec, 217890550 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1190 secs. Pages in use: 339
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 670/768 341/2000 StigmergyElection-PT-04b-LTLFireability-07 47484193 m, 53856 m/sec, 219201963 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1195 secs. Pages in use: 341
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 675/768 343/2000 StigmergyElection-PT-04b-LTLFireability-07 47746603 m, 52482 m/sec, 220454134 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1200 secs. Pages in use: 343
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 680/768 345/2000 StigmergyElection-PT-04b-LTLFireability-07 48024838 m, 55647 m/sec, 221686373 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1205 secs. Pages in use: 345
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 685/768 347/2000 StigmergyElection-PT-04b-LTLFireability-07 48300700 m, 55172 m/sec, 222893996 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1210 secs. Pages in use: 347
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 690/768 348/2000 StigmergyElection-PT-04b-LTLFireability-07 48419980 m, 23856 m/sec, 224036314 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1215 secs. Pages in use: 348
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 695/768 349/2000 StigmergyElection-PT-04b-LTLFireability-07 48604830 m, 36970 m/sec, 225267531 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1220 secs. Pages in use: 349
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 700/768 351/2000 StigmergyElection-PT-04b-LTLFireability-07 48922925 m, 63619 m/sec, 226767031 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1225 secs. Pages in use: 351
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 705/768 353/2000 StigmergyElection-PT-04b-LTLFireability-07 49255180 m, 66451 m/sec, 228358475 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1230 secs. Pages in use: 353
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 710/768 355/2000 StigmergyElection-PT-04b-LTLFireability-07 49541376 m, 57239 m/sec, 229720003 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1235 secs. Pages in use: 355
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 715/768 357/2000 StigmergyElection-PT-04b-LTLFireability-07 49845265 m, 60777 m/sec, 231147345 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1240 secs. Pages in use: 357
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 720/768 359/2000 StigmergyElection-PT-04b-LTLFireability-07 50104678 m, 51882 m/sec, 232355363 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1245 secs. Pages in use: 359
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 725/768 361/2000 StigmergyElection-PT-04b-LTLFireability-07 50371456 m, 53355 m/sec, 233654659 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1250 secs. Pages in use: 361
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 730/768 363/2000 StigmergyElection-PT-04b-LTLFireability-07 50621014 m, 49911 m/sec, 234826282 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1255 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 735/768 365/2000 StigmergyElection-PT-04b-LTLFireability-07 50863559 m, 48509 m/sec, 235998987 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1260 secs. Pages in use: 365
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 740/768 366/2000 StigmergyElection-PT-04b-LTLFireability-07 51117308 m, 50749 m/sec, 237182447 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1265 secs. Pages in use: 366
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 745/768 368/2000 StigmergyElection-PT-04b-LTLFireability-07 51314479 m, 39434 m/sec, 238389602 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1270 secs. Pages in use: 368
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 750/768 371/2000 StigmergyElection-PT-04b-LTLFireability-07 51759715 m, 89047 m/sec, 240450581 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1275 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 755/768 374/2000 StigmergyElection-PT-04b-LTLFireability-07 52208764 m, 89809 m/sec, 242553136 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1280 secs. Pages in use: 374
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 760/768 377/2000 StigmergyElection-PT-04b-LTLFireability-07 52665602 m, 91367 m/sec, 244695968 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1285 secs. Pages in use: 377
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 765/768 380/2000 StigmergyElection-PT-04b-LTLFireability-07 53112417 m, 89363 m/sec, 246768017 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1290 secs. Pages in use: 380
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 38 (type EXCL) for StigmergyElection-PT-04b-LTLFireability-07 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-02: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1295 secs. Pages in use: 384
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 13 (type EXCL) for 10 StigmergyElection-PT-04b-LTLFireability-02
[[35mlola[0m][I] time limit : 768 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 38 (type EXCL) for 37 StigmergyElection-PT-04b-LTLFireability-07
[[35mlola[0m][I] time limit : 2305 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 13 (type EXCL) for StigmergyElection-PT-04b-LTLFireability-02
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 2
[[35mlola[0m][I] fired transitions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLFireability-02: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 5/768 5/5 StigmergyElection-PT-04b-LTLFireability-07 590413 m, -10504400 m/sec, 2265697 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1300 secs. Pages in use: 393
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 38 (type EXCL) for StigmergyElection-PT-04b-LTLFireability-07 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLFireability-02: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1305 secs. Pages in use: 393
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 32 (type EXCL) for 31 StigmergyElection-PT-04b-LTLFireability-05
[[35mlola[0m][I] time limit : 1147 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 32 (type EXCL) for StigmergyElection-PT-04b-LTLFireability-05
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 8 (type EXCL) for 7 StigmergyElection-PT-04b-LTLFireability-01
[[35mlola[0m][I] time limit : 2295 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 8 (type EXCL) for StigmergyElection-PT-04b-LTLFireability-01
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 11
[[35mlola[0m][I] fired transitions : 11
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLFireability-02: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1310 secs. Pages in use: 394
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLFireability-02: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1315 secs. Pages in use: 397
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLFireability-02: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1320 secs. Pages in use: 400
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLFireability-02: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1325 secs. Pages in use: 403
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLFireability-02: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1330 secs. Pages in use: 406
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLFireability-02: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1335 secs. Pages in use: 410
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLFireability-02: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1340 secs. Pages in use: 413
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLFireability-02: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1345 secs. Pages in use: 416
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLFireability-02: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1350 secs. Pages in use: 418
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLFireability-02: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1355 secs. Pages in use: 420
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLFireability-02: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1360 secs. Pages in use: 423
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLFireability-02: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1365 secs. Pages in use: 425
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLFireability-02: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1370 secs. Pages in use: 428
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLFireability-02: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1375 secs. Pages in use: 430
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLFireability-02: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1380 secs. Pages in use: 433
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLFireability-02: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1385 secs. Pages in use: 436
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLFireability-02: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1390 secs. Pages in use: 438
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLFireability-02: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1395 secs. Pages in use: 441
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLFireability-02: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1400 secs. Pages in use: 444
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLFireability-02: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1405 secs. Pages in use: 447
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLFireability-02: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1410 secs. Pages in use: 449
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLFireability-02: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1415 secs. Pages in use: 452
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLFireability-02: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1420 secs. Pages in use: 455
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLFireability-02: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1425 secs. Pages in use: 458
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLFireability-02: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1430 secs. Pages in use: 461
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLFireability-02: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1435 secs. Pages in use: 464
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLFireability-02: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1440 secs. Pages in use: 467
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLFireability-02: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1445 secs. Pages in use: 470
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLFireability-02: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1450 secs. Pages in use: 473
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLFireability-02: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1455 secs. Pages in use: 475
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLFireability-02: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1460 secs. Pages in use: 478
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLFireability-02: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1465 secs. Pages in use: 481
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLFireability-02: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1470 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLFireability-02: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1475 secs. Pages in use: 485
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLFireability-02: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1480 secs. Pages in use: 488
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLFireability-02: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1485 secs. Pages in use: 490
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLFireability-02: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1490 secs. Pages in use: 492
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLFireability-02: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1495 secs. Pages in use: 496
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLFireability-02: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1500 secs. Pages in use: 499
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLFireability-02: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1505 secs. Pages in use: 502
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLFireability-02: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1510 secs. Pages in use: 505
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLFireability-02: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1515 secs. Pages in use: 508
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLFireability-02: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1520 secs. Pages in use: 511
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLFireability-02: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1525 secs. Pages in use: 513
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLFireability-02: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1530 secs. Pages in use: 516
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLFireability-02: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1535 secs. Pages in use: 519
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLFireability-02: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1540 secs. Pages in use: 522
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLFireability-02: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1545 secs. Pages in use: 524
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLFireability-02: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1550 secs. Pages in use: 527
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLFireability-02: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1555 secs. Pages in use: 530
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLFireability-02: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1560 secs. Pages in use: 533
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLFireability-02: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1565 secs. Pages in use: 536
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLFireability-02: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1570 secs. Pages in use: 538
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLFireability-02: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1575 secs. Pages in use: 541
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLFireability-02: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1580 secs. Pages in use: 544
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLFireability-02: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1585 secs. Pages in use: 547
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLFireability-02: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1590 secs. Pages in use: 549
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLFireability-02: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1595 secs. Pages in use: 552
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLFireability-02: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1600 secs. Pages in use: 554
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLFireability-02: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1605 secs. Pages in use: 557
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLFireability-02: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1610 secs. Pages in use: 559
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLFireability-02: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1615 secs. Pages in use: 562
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLFireability-02: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1620 secs. Pages in use: 565
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLFireability-02: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1625 secs. Pages in use: 568
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLFireability-02: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1630 secs. Pages in use: 570
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLFireability-02: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1635 secs. Pages in use: 572
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLFireability-02: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1640 secs. Pages in use: 575
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLFireability-02: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1645 secs. Pages in use: 577
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLFireability-02: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1650 secs. Pages in use: 580
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLFireability-02: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1655 secs. Pages in use: 582
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLFireability-02: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1660 secs. Pages in use: 585
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLFireability-02: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1665 secs. Pages in use: 588
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLFireability-02: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1670 secs. Pages in use: 591
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLFireability-02: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1675 secs. Pages in use: 594
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLFireability-02: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1680 secs. Pages in use: 596
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLFireability-02: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1685 secs. Pages in use: 598
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLFireability-02: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1690 secs. Pages in use: 601
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLFireability-02: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1695 secs. Pages in use: 603
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLFireability-02: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1700 secs. Pages in use: 605
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLFireability-02: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1705 secs. Pages in use: 608
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLFireability-02: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1710 secs. Pages in use: 611
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLFireability-02: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1715 secs. Pages in use: 614
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLFireability-02: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1720 secs. Pages in use: 617
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLFireability-02: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1725 secs. Pages in use: 620
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLFireability-02: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1730 secs. Pages in use: 623
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLFireability-02: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1735 secs. Pages in use: 626
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLFireability-02: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1740 secs. Pages in use: 629
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLFireability-02: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1745 secs. Pages in use: 632
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLFireability-02: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1750 secs. Pages in use: 634
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLFireability-02: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1755 secs. Pages in use: 637
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLFireability-02: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1760 secs. Pages in use: 640
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLFireability-02: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1765 secs. Pages in use: 643
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLFireability-02: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1770 secs. Pages in use: 645
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLFireability-02: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1775 secs. Pages in use: 648
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLFireability-02: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1780 secs. Pages in use: 651
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLFireability-02: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1785 secs. Pages in use: 654
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLFireability-02: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1790 secs. Pages in use: 657
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLFireability-02: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1795 secs. Pages in use: 659
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLFireability-02: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1800 secs. Pages in use: 662
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLFireability-02: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1805 secs. Pages in use: 665
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLFireability-02: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1810 secs. Pages in use: 667
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLFireability-02: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1815 secs. Pages in use: 670
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLFireability-02: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1820 secs. Pages in use: 672
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLFireability-02: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1825 secs. Pages in use: 675
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLFireability-02: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1830 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLFireability-02: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1835 secs. Pages in use: 681
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLFireability-02: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1840 secs. Pages in use: 684
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLFireability-02: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1845 secs. Pages in use: 686
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLFireability-02: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1850 secs. Pages in use: 689
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLFireability-02: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1855 secs. Pages in use: 691
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLFireability-02: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1860 secs. Pages in use: 694
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLFireability-02: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1865 secs. Pages in use: 696
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLFireability-02: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLFireability-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1870 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
/home/mcc/BenchKit/BenchKit_head.sh: line 23: 405 Killed $BK_TOOL --conf=/home/mcc/BenchKit/bin/myconf --formula=$BK_EXAMINATION.xml $LOLA_TIMELIMIT $LOLA_MEMLIMIT model.pnml
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="StigmergyElection-PT-04b"
export BK_EXAMINATION="LTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is StigmergyElection-PT-04b, examination is LTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r401-tall-171690534100292"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/StigmergyElection-PT-04b.tgz
mv StigmergyElection-PT-04b execution
cd execution
if [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "UpperBounds" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] || [ "LTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;