About the Execution of LoLA for StigmergyElection-PT-04b
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 12131.983 | 3600000.00 | 1351634.00 | 9486.30 | F??F?T?F????FF?? | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r401-tall-171690534100291.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
..................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is StigmergyElection-PT-04b, examination is LTLCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r401-tall-171690534100291
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 612K
-rw-r--r-- 1 mcc users 6.2K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 65K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.8K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 51K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 3.8K May 19 07:17 LTLCardinality.txt
-rw-r--r-- 1 mcc users 28K May 19 16:43 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.3K Apr 23 07:59 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K Apr 23 07:59 LTLFireability.xml
-rw-r--r-- 1 mcc users 7.7K Apr 11 18:56 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 74K Apr 11 18:56 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 11K Apr 11 18:56 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 98K Apr 11 18:56 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.7K Apr 23 07:59 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.8K Apr 23 07:59 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:43 equiv_col
-rw-r--r-- 1 mcc users 4 May 18 16:43 instance
-rw-r--r-- 1 mcc users 6 May 18 16:43 iscolored
-rw-r--r-- 1 mcc users 203K May 18 16:43 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME StigmergyElection-PT-04b-LTLCardinality-00
FORMULA_NAME StigmergyElection-PT-04b-LTLCardinality-01
FORMULA_NAME StigmergyElection-PT-04b-LTLCardinality-02
FORMULA_NAME StigmergyElection-PT-04b-LTLCardinality-03
FORMULA_NAME StigmergyElection-PT-04b-LTLCardinality-04
FORMULA_NAME StigmergyElection-PT-04b-LTLCardinality-05
FORMULA_NAME StigmergyElection-PT-04b-LTLCardinality-06
FORMULA_NAME StigmergyElection-PT-04b-LTLCardinality-07
FORMULA_NAME StigmergyElection-PT-04b-LTLCardinality-08
FORMULA_NAME StigmergyElection-PT-04b-LTLCardinality-09
FORMULA_NAME StigmergyElection-PT-04b-LTLCardinality-10
FORMULA_NAME StigmergyElection-PT-04b-LTLCardinality-11
FORMULA_NAME StigmergyElection-PT-04b-LTLCardinality-12
FORMULA_NAME StigmergyElection-PT-04b-LTLCardinality-13
FORMULA_NAME StigmergyElection-PT-04b-LTLCardinality-14
FORMULA_NAME StigmergyElection-PT-04b-LTLCardinality-15
=== Now, execution of the tool begins
BK_START 1717111171296
FORMULA StigmergyElection-PT-04b-LTLCardinality-00 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA StigmergyElection-PT-04b-LTLCardinality-12 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA StigmergyElection-PT-04b-LTLCardinality-07 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA StigmergyElection-PT-04b-LTLCardinality-05 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA StigmergyElection-PT-04b-LTLCardinality-03 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA StigmergyElection-PT-04b-LTLCardinality-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_TIME_CONFINEMENT_REACHED
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLCardinality.xml[0m
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] LAUNCH task # 1 (type CNST) for 0 StigmergyElection-PT-04b-LTLCardinality-00
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 1 (type CNST) for StigmergyElection-PT-04b-LTLCardinality-00
[[35mlola[0m][I] result : false
[[35mlola[0m][I] LAUNCH task # 39 (type CNST) for 36 StigmergyElection-PT-04b-LTLCardinality-12
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 22 (type EXCL) for 21 StigmergyElection-PT-04b-LTLCardinality-07
[[35mlola[0m][I] time limit : 209 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 39 (type CNST) for StigmergyElection-PT-04b-LTLCardinality-12
[[35mlola[0m][I] result : false
[[35mlola[0m][I] LAUNCH task # 56 (type EQUN) for 15 StigmergyElection-PT-04b-LTLCardinality-05
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 22 (type EXCL) for StigmergyElection-PT-04b-LTLCardinality-07
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 10
[[35mlola[0m][I] fired transitions : 10
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 53 (type EXCL) for 15 StigmergyElection-PT-04b-LTLCardinality-05
[[35mlola[0m][I] time limit : 274 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 53 (type EXCL) for StigmergyElection-PT-04b-LTLCardinality-05
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 56 (type EQUN) for StigmergyElection-PT-04b-LTLCardinality-05 (obsolete)
[[35mlola[0m][I] LAUNCH task # 10 (type EXCL) for 9 StigmergyElection-PT-04b-LTLCardinality-03
[[35mlola[0m][I] time limit : 297 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 10 (type EXCL) for StigmergyElection-PT-04b-LTLCardinality-03
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 10
[[35mlola[0m][I] fired transitions : 10
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 44 (type EXCL) for 43 StigmergyElection-PT-04b-LTLCardinality-13
[[35mlola[0m][I] time limit : 324 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 44 (type EXCL) for StigmergyElection-PT-04b-LTLCardinality-13
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 9
[[35mlola[0m][I] fired transitions : 9
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 28 (type EXCL) for 27 StigmergyElection-PT-04b-LTLCardinality-09
[[35mlola[0m][I] time limit : 356 sec
[[35mlola[0m][I] memory limit: 2000 pages
[*** LOG ERROR #0001 ***] [2024-05-30 23:20:02] [status_logger] string pointer is null
[[35mlola[0m][I] FINISHED task # 56 (type EQUN) for StigmergyElection-PT-04b-LTLCardinality-05
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] FINISHED task # 28 (type EXCL) for StigmergyElection-PT-04b-LTLCardinality-09
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 135279
[[35mlola[0m][I] fired transitions : 573266
[[35mlola[0m][I] time used : 2
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 50 (type EXCL) for 49 StigmergyElection-PT-04b-LTLCardinality-15
[[35mlola[0m][I] time limit : 396 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 50 (type EXCL) for StigmergyElection-PT-04b-LTLCardinality-15
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 188
[[35mlola[0m][I] fired transitions : 188
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 47 (type EXCL) for 46 StigmergyElection-PT-04b-LTLCardinality-14
[[35mlola[0m][I] time limit : 445 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 47 (type EXCL) for StigmergyElection-PT-04b-LTLCardinality-14
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 188
[[35mlola[0m][I] fired transitions : 188
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 34 (type EXCL) for 33 StigmergyElection-PT-04b-LTLCardinality-11
[[35mlola[0m][I] time limit : 509 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 3/509 3/2000 StigmergyElection-PT-04b-LTLCardinality-11 414862 m, 82972 m/sec, 1659910 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 36 secs. Pages in use: 3
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 8/509 7/2000 StigmergyElection-PT-04b-LTLCardinality-11 1007490 m, 118525 m/sec, 3856580 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 41 secs. Pages in use: 7
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 13/509 11/2000 StigmergyElection-PT-04b-LTLCardinality-11 1614667 m, 121435 m/sec, 6081572 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 46 secs. Pages in use: 11
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 18/509 15/2000 StigmergyElection-PT-04b-LTLCardinality-11 2203606 m, 117787 m/sec, 8250691 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 51 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 23/509 19/2000 StigmergyElection-PT-04b-LTLCardinality-11 2747274 m, 108733 m/sec, 10373848 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 56 secs. Pages in use: 19
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 28/509 22/2000 StigmergyElection-PT-04b-LTLCardinality-11 3299086 m, 110362 m/sec, 12635740 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 61 secs. Pages in use: 22
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 33/509 26/2000 StigmergyElection-PT-04b-LTLCardinality-11 3866349 m, 113452 m/sec, 14843455 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 66 secs. Pages in use: 26
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 38/509 30/2000 StigmergyElection-PT-04b-LTLCardinality-11 4424740 m, 111678 m/sec, 17063750 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 71 secs. Pages in use: 30
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 43/509 33/2000 StigmergyElection-PT-04b-LTLCardinality-11 4975399 m, 110131 m/sec, 19282187 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 76 secs. Pages in use: 33
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 48/509 37/2000 StigmergyElection-PT-04b-LTLCardinality-11 5530067 m, 110933 m/sec, 21498848 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 81 secs. Pages in use: 37
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 53/509 41/2000 StigmergyElection-PT-04b-LTLCardinality-11 6078506 m, 109687 m/sec, 23705629 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 86 secs. Pages in use: 41
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 58/509 44/2000 StigmergyElection-PT-04b-LTLCardinality-11 6638165 m, 111931 m/sec, 25766049 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 91 secs. Pages in use: 44
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 63/509 48/2000 StigmergyElection-PT-04b-LTLCardinality-11 7187841 m, 109935 m/sec, 27774777 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 96 secs. Pages in use: 48
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 68/509 51/2000 StigmergyElection-PT-04b-LTLCardinality-11 7710725 m, 104576 m/sec, 29712195 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 101 secs. Pages in use: 51
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 73/509 55/2000 StigmergyElection-PT-04b-LTLCardinality-11 8192403 m, 96335 m/sec, 31697324 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 106 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 78/509 58/2000 StigmergyElection-PT-04b-LTLCardinality-11 8733423 m, 108204 m/sec, 33832320 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 111 secs. Pages in use: 58
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 83/509 62/2000 StigmergyElection-PT-04b-LTLCardinality-11 9271194 m, 107554 m/sec, 35922932 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 116 secs. Pages in use: 62
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 88/509 65/2000 StigmergyElection-PT-04b-LTLCardinality-11 9805452 m, 106851 m/sec, 38051310 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 121 secs. Pages in use: 65
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 93/509 69/2000 StigmergyElection-PT-04b-LTLCardinality-11 10331653 m, 105240 m/sec, 40146541 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 126 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 98/509 72/2000 StigmergyElection-PT-04b-LTLCardinality-11 10859219 m, 105513 m/sec, 42248488 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 131 secs. Pages in use: 72
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 103/509 76/2000 StigmergyElection-PT-04b-LTLCardinality-11 11379960 m, 104148 m/sec, 44337233 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 136 secs. Pages in use: 76
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 108/509 80/2000 StigmergyElection-PT-04b-LTLCardinality-11 12004906 m, 124989 m/sec, 46391304 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 141 secs. Pages in use: 80
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 113/509 83/2000 StigmergyElection-PT-04b-LTLCardinality-11 12526058 m, 104230 m/sec, 48449726 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 146 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 118/509 87/2000 StigmergyElection-PT-04b-LTLCardinality-11 13041715 m, 103131 m/sec, 50493139 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 151 secs. Pages in use: 87
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 123/509 90/2000 StigmergyElection-PT-04b-LTLCardinality-11 13561778 m, 104012 m/sec, 52400526 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 156 secs. Pages in use: 90
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 128/509 94/2000 StigmergyElection-PT-04b-LTLCardinality-11 14075756 m, 102795 m/sec, 54288596 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 161 secs. Pages in use: 94
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 133/509 97/2000 StigmergyElection-PT-04b-LTLCardinality-11 14612423 m, 107333 m/sec, 56279245 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 166 secs. Pages in use: 97
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 138/509 101/2000 StigmergyElection-PT-04b-LTLCardinality-11 15164196 m, 110354 m/sec, 58334846 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 171 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 143/509 104/2000 StigmergyElection-PT-04b-LTLCardinality-11 15708383 m, 108837 m/sec, 60318709 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 176 secs. Pages in use: 104
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 148/509 108/2000 StigmergyElection-PT-04b-LTLCardinality-11 16240307 m, 106384 m/sec, 62261774 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 181 secs. Pages in use: 108
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 153/509 111/2000 StigmergyElection-PT-04b-LTLCardinality-11 16728929 m, 97724 m/sec, 64326423 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 186 secs. Pages in use: 111
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 158/509 114/2000 StigmergyElection-PT-04b-LTLCardinality-11 17269393 m, 108092 m/sec, 66486261 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 191 secs. Pages in use: 114
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 163/509 118/2000 StigmergyElection-PT-04b-LTLCardinality-11 17808049 m, 107731 m/sec, 68634908 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 196 secs. Pages in use: 118
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 168/509 121/2000 StigmergyElection-PT-04b-LTLCardinality-11 18342601 m, 106910 m/sec, 70761017 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 201 secs. Pages in use: 121
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 173/509 124/2000 StigmergyElection-PT-04b-LTLCardinality-11 18875727 m, 106625 m/sec, 72884781 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 206 secs. Pages in use: 124
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 178/509 128/2000 StigmergyElection-PT-04b-LTLCardinality-11 19396931 m, 104240 m/sec, 74956573 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 211 secs. Pages in use: 128
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 183/509 131/2000 StigmergyElection-PT-04b-LTLCardinality-11 19915915 m, 103796 m/sec, 76980464 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 216 secs. Pages in use: 131
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 188/509 135/2000 StigmergyElection-PT-04b-LTLCardinality-11 20446236 m, 106064 m/sec, 78948094 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 221 secs. Pages in use: 135
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 193/509 138/2000 StigmergyElection-PT-04b-LTLCardinality-11 20972199 m, 105192 m/sec, 80864466 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 226 secs. Pages in use: 138
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 198/509 141/2000 StigmergyElection-PT-04b-LTLCardinality-11 21466970 m, 98954 m/sec, 82706939 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 231 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 203/509 144/2000 StigmergyElection-PT-04b-LTLCardinality-11 21929667 m, 92539 m/sec, 84620165 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 236 secs. Pages in use: 144
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 208/509 147/2000 StigmergyElection-PT-04b-LTLCardinality-11 22438054 m, 101677 m/sec, 86671818 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 241 secs. Pages in use: 147
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 213/509 151/2000 StigmergyElection-PT-04b-LTLCardinality-11 22955117 m, 103412 m/sec, 88652242 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 246 secs. Pages in use: 151
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 218/509 154/2000 StigmergyElection-PT-04b-LTLCardinality-11 23462648 m, 101506 m/sec, 90677410 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 251 secs. Pages in use: 154
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 223/509 157/2000 StigmergyElection-PT-04b-LTLCardinality-11 23970660 m, 101602 m/sec, 92701662 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 256 secs. Pages in use: 157
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 228/509 160/2000 StigmergyElection-PT-04b-LTLCardinality-11 24475786 m, 101025 m/sec, 94713448 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 261 secs. Pages in use: 160
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 233/509 164/2000 StigmergyElection-PT-04b-LTLCardinality-11 24973864 m, 99615 m/sec, 96701135 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 266 secs. Pages in use: 164
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 238/509 167/2000 StigmergyElection-PT-04b-LTLCardinality-11 25569719 m, 119171 m/sec, 98687601 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 271 secs. Pages in use: 167
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 243/509 171/2000 StigmergyElection-PT-04b-LTLCardinality-11 26083121 m, 102680 m/sec, 100685827 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 276 secs. Pages in use: 171
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 248/509 174/2000 StigmergyElection-PT-04b-LTLCardinality-11 26576205 m, 98616 m/sec, 102653738 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 281 secs. Pages in use: 174
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 253/509 177/2000 StigmergyElection-PT-04b-LTLCardinality-11 27084582 m, 101675 m/sec, 104539004 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 286 secs. Pages in use: 177
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 258/509 180/2000 StigmergyElection-PT-04b-LTLCardinality-11 27582002 m, 99484 m/sec, 106357547 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 291 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 263/509 184/2000 StigmergyElection-PT-04b-LTLCardinality-11 28112960 m, 106191 m/sec, 108402153 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 296 secs. Pages in use: 184
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 268/509 187/2000 StigmergyElection-PT-04b-LTLCardinality-11 28567973 m, 91002 m/sec, 110497908 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 301 secs. Pages in use: 187
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 273/509 190/2000 StigmergyElection-PT-04b-LTLCardinality-11 29105271 m, 107459 m/sec, 112466830 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 306 secs. Pages in use: 190
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 278/509 194/2000 StigmergyElection-PT-04b-LTLCardinality-11 29651000 m, 109145 m/sec, 114463252 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 311 secs. Pages in use: 194
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 283/509 197/2000 StigmergyElection-PT-04b-LTLCardinality-11 30167469 m, 103293 m/sec, 116384303 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 316 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 288/509 200/2000 StigmergyElection-PT-04b-LTLCardinality-11 30637484 m, 94003 m/sec, 118321992 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 321 secs. Pages in use: 200
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 293/509 203/2000 StigmergyElection-PT-04b-LTLCardinality-11 31165576 m, 105618 m/sec, 120408020 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 326 secs. Pages in use: 203
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 298/509 207/2000 StigmergyElection-PT-04b-LTLCardinality-11 31697545 m, 106393 m/sec, 122475579 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 331 secs. Pages in use: 207
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 303/509 210/2000 StigmergyElection-PT-04b-LTLCardinality-11 32221659 m, 104822 m/sec, 124566229 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 336 secs. Pages in use: 210
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 308/509 214/2000 StigmergyElection-PT-04b-LTLCardinality-11 32741502 m, 103968 m/sec, 126636398 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 341 secs. Pages in use: 214
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 313/509 217/2000 StigmergyElection-PT-04b-LTLCardinality-11 33256832 m, 103066 m/sec, 128690683 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 346 secs. Pages in use: 217
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 318/509 220/2000 StigmergyElection-PT-04b-LTLCardinality-11 33770796 m, 102792 m/sec, 130740265 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 351 secs. Pages in use: 220
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 323/509 224/2000 StigmergyElection-PT-04b-LTLCardinality-11 34288915 m, 103623 m/sec, 132747263 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 356 secs. Pages in use: 224
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 328/509 227/2000 StigmergyElection-PT-04b-LTLCardinality-11 34803990 m, 103015 m/sec, 134663312 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 361 secs. Pages in use: 227
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 333/509 230/2000 StigmergyElection-PT-04b-LTLCardinality-11 35310746 m, 101351 m/sec, 136506873 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 366 secs. Pages in use: 230
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 338/509 233/2000 StigmergyElection-PT-04b-LTLCardinality-11 35799383 m, 97727 m/sec, 138323799 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 371 secs. Pages in use: 233
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 343/509 236/2000 StigmergyElection-PT-04b-LTLCardinality-11 36262244 m, 92572 m/sec, 140241369 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 376 secs. Pages in use: 236
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 348/509 239/2000 StigmergyElection-PT-04b-LTLCardinality-11 36758743 m, 99299 m/sec, 142246051 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 381 secs. Pages in use: 239
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 353/509 243/2000 StigmergyElection-PT-04b-LTLCardinality-11 37265579 m, 101367 m/sec, 144186514 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 386 secs. Pages in use: 243
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 358/509 246/2000 StigmergyElection-PT-04b-LTLCardinality-11 37762371 m, 99358 m/sec, 146192613 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 391 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 363/509 249/2000 StigmergyElection-PT-04b-LTLCardinality-11 38256695 m, 98864 m/sec, 148174832 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 396 secs. Pages in use: 249
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 368/509 252/2000 StigmergyElection-PT-04b-LTLCardinality-11 38752236 m, 99108 m/sec, 150154310 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 401 secs. Pages in use: 252
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 373/509 255/2000 StigmergyElection-PT-04b-LTLCardinality-11 39245303 m, 98613 m/sec, 152122200 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 406 secs. Pages in use: 255
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 378/509 259/2000 StigmergyElection-PT-04b-LTLCardinality-11 39839094 m, 118758 m/sec, 154057532 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 411 secs. Pages in use: 259
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 383/509 262/2000 StigmergyElection-PT-04b-LTLCardinality-11 40336567 m, 99494 m/sec, 156002494 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 416 secs. Pages in use: 262
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 388/509 265/2000 StigmergyElection-PT-04b-LTLCardinality-11 40820909 m, 96868 m/sec, 157929408 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 421 secs. Pages in use: 265
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 393/509 269/2000 StigmergyElection-PT-04b-LTLCardinality-11 41312641 m, 98346 m/sec, 159767835 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 426 secs. Pages in use: 269
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 398/509 272/2000 StigmergyElection-PT-04b-LTLCardinality-11 41803119 m, 98095 m/sec, 161551114 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 431 secs. Pages in use: 272
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 403/509 275/2000 StigmergyElection-PT-04b-LTLCardinality-11 42264643 m, 92304 m/sec, 163543884 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 436 secs. Pages in use: 275
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 408/509 278/2000 StigmergyElection-PT-04b-LTLCardinality-11 42704716 m, 88014 m/sec, 165618603 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 441 secs. Pages in use: 278
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 413/509 281/2000 StigmergyElection-PT-04b-LTLCardinality-11 43171245 m, 93305 m/sec, 167775052 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 446 secs. Pages in use: 281
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 418/509 284/2000 StigmergyElection-PT-04b-LTLCardinality-11 43632172 m, 92185 m/sec, 169920888 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 451 secs. Pages in use: 284
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 423/509 287/2000 StigmergyElection-PT-04b-LTLCardinality-11 44085543 m, 90674 m/sec, 172041821 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 456 secs. Pages in use: 287
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 428/509 290/2000 StigmergyElection-PT-04b-LTLCardinality-11 44530063 m, 88904 m/sec, 174134208 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 461 secs. Pages in use: 290
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 433/509 292/2000 StigmergyElection-PT-04b-LTLCardinality-11 44948141 m, 83615 m/sec, 176296633 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 466 secs. Pages in use: 292
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 438/509 295/2000 StigmergyElection-PT-04b-LTLCardinality-11 45392219 m, 88815 m/sec, 178508176 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 471 secs. Pages in use: 295
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 443/509 298/2000 StigmergyElection-PT-04b-LTLCardinality-11 45846245 m, 90805 m/sec, 180734696 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 476 secs. Pages in use: 298
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 448/509 301/2000 StigmergyElection-PT-04b-LTLCardinality-11 46294708 m, 89692 m/sec, 182981245 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 481 secs. Pages in use: 301
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 453/509 304/2000 StigmergyElection-PT-04b-LTLCardinality-11 46745094 m, 90077 m/sec, 185236210 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 486 secs. Pages in use: 304
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 458/509 307/2000 StigmergyElection-PT-04b-LTLCardinality-11 47189978 m, 88976 m/sec, 187457722 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 491 secs. Pages in use: 307
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 463/509 310/2000 StigmergyElection-PT-04b-LTLCardinality-11 47631289 m, 88262 m/sec, 189668913 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 496 secs. Pages in use: 310
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 468/509 313/2000 StigmergyElection-PT-04b-LTLCardinality-11 48069877 m, 87717 m/sec, 191844078 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 501 secs. Pages in use: 313
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 473/509 316/2000 StigmergyElection-PT-04b-LTLCardinality-11 48510935 m, 88211 m/sec, 193949084 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 506 secs. Pages in use: 316
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 478/509 319/2000 StigmergyElection-PT-04b-LTLCardinality-11 48941151 m, 86043 m/sec, 195972049 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 511 secs. Pages in use: 319
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 483/509 322/2000 StigmergyElection-PT-04b-LTLCardinality-11 49371756 m, 86121 m/sec, 197959754 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 516 secs. Pages in use: 322
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 488/509 325/2000 StigmergyElection-PT-04b-LTLCardinality-11 49788376 m, 83324 m/sec, 199922069 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 521 secs. Pages in use: 325
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 493/509 327/2000 StigmergyElection-PT-04b-LTLCardinality-11 50200507 m, 82426 m/sec, 201891185 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 526 secs. Pages in use: 327
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 498/509 330/2000 StigmergyElection-PT-04b-LTLCardinality-11 50599847 m, 79868 m/sec, 203980253 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 531 secs. Pages in use: 330
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 503/509 333/2000 StigmergyElection-PT-04b-LTLCardinality-11 51028515 m, 85733 m/sec, 206149331 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 536 secs. Pages in use: 333
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 508/509 336/2000 StigmergyElection-PT-04b-LTLCardinality-11 51455405 m, 85378 m/sec, 208243171 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 541 secs. Pages in use: 336
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 34 (type EXCL) for StigmergyElection-PT-04b-LTLCardinality-11 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 546 secs. Pages in use: 338
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 31 (type EXCL) for 30 StigmergyElection-PT-04b-LTLCardinality-10
[[35mlola[0m][I] time limit : 509 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 34 (type EXCL) for 33 StigmergyElection-PT-04b-LTLCardinality-11
[[35mlola[0m][I] time limit : 3054 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 31 (type EXCL) for StigmergyElection-PT-04b-LTLCardinality-10
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 189
[[35mlola[0m][I] fired transitions : 190
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 5/509 4/5 StigmergyElection-PT-04b-LTLCardinality-11 594405 m, -10172200 m/sec, 2302140 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 551 secs. Pages in use: 338
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 34 (type EXCL) for StigmergyElection-PT-04b-LTLCardinality-11 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 556 secs. Pages in use: 338
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 25 (type EXCL) for 24 StigmergyElection-PT-04b-LTLCardinality-08
[[35mlola[0m][I] time limit : 608 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 25 (type EXCL) for StigmergyElection-PT-04b-LTLCardinality-08
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 382
[[35mlola[0m][I] fired transitions : 383
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 19 (type EXCL) for 18 StigmergyElection-PT-04b-LTLCardinality-06
[[35mlola[0m][I] time limit : 761 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 5/761 5/2000 StigmergyElection-PT-04b-LTLCardinality-06 605562 m, 121112 m/sec, 2325881 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 561 secs. Pages in use: 338
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 10/761 9/2000 StigmergyElection-PT-04b-LTLCardinality-06 1195624 m, 118012 m/sec, 4620409 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 566 secs. Pages in use: 338
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 15/761 14/2000 StigmergyElection-PT-04b-LTLCardinality-06 1759065 m, 112688 m/sec, 6844525 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 571 secs. Pages in use: 338
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 20/761 18/2000 StigmergyElection-PT-04b-LTLCardinality-06 2334347 m, 115056 m/sec, 9006838 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 576 secs. Pages in use: 338
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 25/761 22/2000 StigmergyElection-PT-04b-LTLCardinality-06 2906115 m, 114353 m/sec, 11187171 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 581 secs. Pages in use: 338
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 30/761 25/2000 StigmergyElection-PT-04b-LTLCardinality-06 3472675 m, 113312 m/sec, 13390824 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 586 secs. Pages in use: 338
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 35/761 29/2000 StigmergyElection-PT-04b-LTLCardinality-06 4009399 m, 107344 m/sec, 15510819 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 591 secs. Pages in use: 338
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 40/761 33/2000 StigmergyElection-PT-04b-LTLCardinality-06 4559281 m, 109976 m/sec, 17588394 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 596 secs. Pages in use: 338
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 45/761 36/2000 StigmergyElection-PT-04b-LTLCardinality-06 5104315 m, 109006 m/sec, 19712026 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 601 secs. Pages in use: 338
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 50/761 40/2000 StigmergyElection-PT-04b-LTLCardinality-06 5654439 m, 110024 m/sec, 21898572 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 606 secs. Pages in use: 338
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 55/761 43/2000 StigmergyElection-PT-04b-LTLCardinality-06 6183128 m, 105737 m/sec, 23922863 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 611 secs. Pages in use: 338
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 60/761 47/2000 StigmergyElection-PT-04b-LTLCardinality-06 6722874 m, 107949 m/sec, 25999318 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 616 secs. Pages in use: 338
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 65/761 50/2000 StigmergyElection-PT-04b-LTLCardinality-06 7216352 m, 98695 m/sec, 28055378 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 621 secs. Pages in use: 338
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 70/761 54/2000 StigmergyElection-PT-04b-LTLCardinality-06 7669507 m, 90631 m/sec, 30258249 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 626 secs. Pages in use: 338
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 75/761 57/2000 StigmergyElection-PT-04b-LTLCardinality-06 8115388 m, 89176 m/sec, 32462602 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 631 secs. Pages in use: 338
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 80/761 60/2000 StigmergyElection-PT-04b-LTLCardinality-06 8540755 m, 85073 m/sec, 34529874 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 636 secs. Pages in use: 338
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 85/761 63/2000 StigmergyElection-PT-04b-LTLCardinality-06 8969898 m, 85828 m/sec, 36628652 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 641 secs. Pages in use: 338
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 90/761 66/2000 StigmergyElection-PT-04b-LTLCardinality-06 9394930 m, 85006 m/sec, 38622834 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 646 secs. Pages in use: 338
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 95/761 71/2000 StigmergyElection-PT-04b-LTLCardinality-06 9967630 m, 114540 m/sec, 40871653 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 651 secs. Pages in use: 338
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 100/761 75/2000 StigmergyElection-PT-04b-LTLCardinality-06 10549229 m, 116319 m/sec, 43135987 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 656 secs. Pages in use: 338
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 105/761 79/2000 StigmergyElection-PT-04b-LTLCardinality-06 11099223 m, 109998 m/sec, 45305727 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 661 secs. Pages in use: 338
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 110/761 84/2000 StigmergyElection-PT-04b-LTLCardinality-06 11658328 m, 111821 m/sec, 47416108 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 666 secs. Pages in use: 338
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 115/761 87/2000 StigmergyElection-PT-04b-LTLCardinality-06 12170319 m, 102398 m/sec, 49416951 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 671 secs. Pages in use: 338
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 120/761 91/2000 StigmergyElection-PT-04b-LTLCardinality-06 12674473 m, 100830 m/sec, 51351954 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 676 secs. Pages in use: 338
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 125/761 95/2000 StigmergyElection-PT-04b-LTLCardinality-06 13154383 m, 95982 m/sec, 53262396 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 681 secs. Pages in use: 338
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 130/761 99/2000 StigmergyElection-PT-04b-LTLCardinality-06 13661816 m, 101486 m/sec, 55166632 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 686 secs. Pages in use: 338
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 135/761 102/2000 StigmergyElection-PT-04b-LTLCardinality-06 14091351 m, 85907 m/sec, 57272098 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 691 secs. Pages in use: 338
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 140/761 105/2000 StigmergyElection-PT-04b-LTLCardinality-06 14547481 m, 91226 m/sec, 59468634 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 696 secs. Pages in use: 338
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 145/761 109/2000 StigmergyElection-PT-04b-LTLCardinality-06 14998627 m, 90229 m/sec, 61624269 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 701 secs. Pages in use: 338
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 150/761 112/2000 StigmergyElection-PT-04b-LTLCardinality-06 15457951 m, 91864 m/sec, 63833963 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 706 secs. Pages in use: 338
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 155/761 116/2000 StigmergyElection-PT-04b-LTLCardinality-06 15910029 m, 90415 m/sec, 65971052 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 711 secs. Pages in use: 338
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 160/761 119/2000 StigmergyElection-PT-04b-LTLCardinality-06 16337034 m, 85401 m/sec, 68054242 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 716 secs. Pages in use: 338
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 165/761 122/2000 StigmergyElection-PT-04b-LTLCardinality-06 16774633 m, 87519 m/sec, 70089325 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 721 secs. Pages in use: 338
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 170/761 125/2000 StigmergyElection-PT-04b-LTLCardinality-06 17146681 m, 74409 m/sec, 71891245 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 726 secs. Pages in use: 338
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 175/761 128/2000 StigmergyElection-PT-04b-LTLCardinality-06 17541363 m, 78936 m/sec, 73760216 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 731 secs. Pages in use: 338
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 180/761 131/2000 StigmergyElection-PT-04b-LTLCardinality-06 17904002 m, 72527 m/sec, 75525384 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 736 secs. Pages in use: 338
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 185/761 133/2000 StigmergyElection-PT-04b-LTLCardinality-06 18282374 m, 75674 m/sec, 77212064 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 741 secs. Pages in use: 338
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 190/761 136/2000 StigmergyElection-PT-04b-LTLCardinality-06 18630011 m, 69527 m/sec, 78846930 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 746 secs. Pages in use: 338
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 195/761 139/2000 StigmergyElection-PT-04b-LTLCardinality-06 18966362 m, 67270 m/sec, 80410934 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 751 secs. Pages in use: 338
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 200/761 141/2000 StigmergyElection-PT-04b-LTLCardinality-06 19258183 m, 58364 m/sec, 81858793 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 756 secs. Pages in use: 338
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 205/761 143/2000 StigmergyElection-PT-04b-LTLCardinality-06 19587874 m, 65938 m/sec, 83420738 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 761 secs. Pages in use: 338
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 210/761 145/2000 StigmergyElection-PT-04b-LTLCardinality-06 19890262 m, 60477 m/sec, 84891600 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 766 secs. Pages in use: 338
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 215/761 148/2000 StigmergyElection-PT-04b-LTLCardinality-06 20186302 m, 59208 m/sec, 86331622 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 771 secs. Pages in use: 338
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 220/761 150/2000 StigmergyElection-PT-04b-LTLCardinality-06 20490418 m, 60823 m/sec, 87733461 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 776 secs. Pages in use: 338
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 225/761 152/2000 StigmergyElection-PT-04b-LTLCardinality-06 20769277 m, 55771 m/sec, 89017326 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 781 secs. Pages in use: 338
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 230/761 154/2000 StigmergyElection-PT-04b-LTLCardinality-06 21043626 m, 54869 m/sec, 90373370 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 786 secs. Pages in use: 338
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 235/761 156/2000 StigmergyElection-PT-04b-LTLCardinality-06 21333615 m, 57997 m/sec, 91754495 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 791 secs. Pages in use: 338
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 240/761 158/2000 StigmergyElection-PT-04b-LTLCardinality-06 21603195 m, 53916 m/sec, 93063232 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 796 secs. Pages in use: 338
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 245/761 160/2000 StigmergyElection-PT-04b-LTLCardinality-06 21862802 m, 51921 m/sec, 94336522 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 801 secs. Pages in use: 338
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 250/761 162/2000 StigmergyElection-PT-04b-LTLCardinality-06 22148283 m, 57096 m/sec, 95572212 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 806 secs. Pages in use: 338
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 255/761 164/2000 StigmergyElection-PT-04b-LTLCardinality-06 22421623 m, 54668 m/sec, 96809003 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 811 secs. Pages in use: 338
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 260/761 166/2000 StigmergyElection-PT-04b-LTLCardinality-06 22597648 m, 35205 m/sec, 98244331 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 816 secs. Pages in use: 338
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 265/761 167/2000 StigmergyElection-PT-04b-LTLCardinality-06 22826404 m, 45751 m/sec, 99622355 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 821 secs. Pages in use: 338
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 270/761 170/2000 StigmergyElection-PT-04b-LTLCardinality-06 23165576 m, 67834 m/sec, 101270174 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 826 secs. Pages in use: 338
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 275/761 172/2000 StigmergyElection-PT-04b-LTLCardinality-06 23496675 m, 66219 m/sec, 102927034 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 831 secs. Pages in use: 338
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 280/761 175/2000 StigmergyElection-PT-04b-LTLCardinality-06 23844468 m, 69558 m/sec, 104720423 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 836 secs. Pages in use: 338
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 285/761 178/2000 StigmergyElection-PT-04b-LTLCardinality-06 24220686 m, 75243 m/sec, 106570800 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 841 secs. Pages in use: 338
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 290/761 180/2000 StigmergyElection-PT-04b-LTLCardinality-06 24578682 m, 71599 m/sec, 108473524 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 846 secs. Pages in use: 338
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 295/761 184/2000 StigmergyElection-PT-04b-LTLCardinality-06 24993097 m, 82883 m/sec, 110475488 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 851 secs. Pages in use: 338
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 300/761 187/2000 StigmergyElection-PT-04b-LTLCardinality-06 25418058 m, 84992 m/sec, 112516607 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 856 secs. Pages in use: 338
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 305/761 190/2000 StigmergyElection-PT-04b-LTLCardinality-06 25795806 m, 75549 m/sec, 114305940 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 861 secs. Pages in use: 338
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 310/761 192/2000 StigmergyElection-PT-04b-LTLCardinality-06 26134818 m, 67802 m/sec, 115900522 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 866 secs. Pages in use: 338
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 315/761 194/2000 StigmergyElection-PT-04b-LTLCardinality-06 26423853 m, 57807 m/sec, 117273440 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 871 secs. Pages in use: 338
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 320/761 196/2000 StigmergyElection-PT-04b-LTLCardinality-06 26702328 m, 55695 m/sec, 118614761 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 876 secs. Pages in use: 338
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 325/761 198/2000 StigmergyElection-PT-04b-LTLCardinality-06 26947787 m, 49091 m/sec, 119772659 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 881 secs. Pages in use: 338
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 330/761 200/2000 StigmergyElection-PT-04b-LTLCardinality-06 27196183 m, 49679 m/sec, 120962839 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 886 secs. Pages in use: 338
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 335/761 202/2000 StigmergyElection-PT-04b-LTLCardinality-06 27427987 m, 46360 m/sec, 122034747 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 891 secs. Pages in use: 338
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 340/761 203/2000 StigmergyElection-PT-04b-LTLCardinality-06 27638818 m, 42166 m/sec, 123319314 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 896 secs. Pages in use: 338
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 345/761 206/2000 StigmergyElection-PT-04b-LTLCardinality-06 27978031 m, 67842 m/sec, 125019405 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 901 secs. Pages in use: 338
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 350/761 209/2000 StigmergyElection-PT-04b-LTLCardinality-06 28374843 m, 79362 m/sec, 126984909 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 906 secs. Pages in use: 338
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 355/761 212/2000 StigmergyElection-PT-04b-LTLCardinality-06 28770671 m, 79165 m/sec, 128917262 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 911 secs. Pages in use: 338
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 360/761 214/2000 StigmergyElection-PT-04b-LTLCardinality-06 29158538 m, 77573 m/sec, 130717098 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 916 secs. Pages in use: 338
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 365/761 217/2000 StigmergyElection-PT-04b-LTLCardinality-06 29527198 m, 73732 m/sec, 132494504 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 921 secs. Pages in use: 338
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 370/761 219/2000 StigmergyElection-PT-04b-LTLCardinality-06 29896067 m, 73773 m/sec, 134264052 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 926 secs. Pages in use: 338
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 375/761 222/2000 StigmergyElection-PT-04b-LTLCardinality-06 30259032 m, 72593 m/sec, 136025747 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 931 secs. Pages in use: 338
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 380/761 225/2000 StigmergyElection-PT-04b-LTLCardinality-06 30638332 m, 75860 m/sec, 137812775 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 936 secs. Pages in use: 338
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 385/761 226/2000 StigmergyElection-PT-04b-LTLCardinality-06 30933157 m, 58965 m/sec, 139170920 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 941 secs. Pages in use: 338
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 390/761 229/2000 StigmergyElection-PT-04b-LTLCardinality-06 31304524 m, 74273 m/sec, 140961729 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 946 secs. Pages in use: 338
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 395/761 231/2000 StigmergyElection-PT-04b-LTLCardinality-06 31628152 m, 64725 m/sec, 142534554 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 951 secs. Pages in use: 338
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 400/761 234/2000 StigmergyElection-PT-04b-LTLCardinality-06 31946076 m, 63584 m/sec, 144079643 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 956 secs. Pages in use: 338
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 405/761 236/2000 StigmergyElection-PT-04b-LTLCardinality-06 32297538 m, 70292 m/sec, 145647524 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 961 secs. Pages in use: 338
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 410/761 238/2000 StigmergyElection-PT-04b-LTLCardinality-06 32642533 m, 68999 m/sec, 147273548 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 966 secs. Pages in use: 338
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 415/761 240/2000 StigmergyElection-PT-04b-LTLCardinality-06 32945641 m, 60621 m/sec, 148683545 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 971 secs. Pages in use: 338
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 420/761 242/2000 StigmergyElection-PT-04b-LTLCardinality-06 33236020 m, 58075 m/sec, 150103107 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 976 secs. Pages in use: 338
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 425/761 245/2000 StigmergyElection-PT-04b-LTLCardinality-06 33576269 m, 68049 m/sec, 151710168 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 981 secs. Pages in use: 338
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 430/761 247/2000 StigmergyElection-PT-04b-LTLCardinality-06 33877686 m, 60283 m/sec, 153176293 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 986 secs. Pages in use: 338
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 435/761 249/2000 StigmergyElection-PT-04b-LTLCardinality-06 34186657 m, 61794 m/sec, 154660852 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 991 secs. Pages in use: 338
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 440/761 251/2000 StigmergyElection-PT-04b-LTLCardinality-06 34497938 m, 62256 m/sec, 156097481 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 996 secs. Pages in use: 338
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 445/761 253/2000 StigmergyElection-PT-04b-LTLCardinality-06 34750317 m, 50475 m/sec, 157281488 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1001 secs. Pages in use: 338
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 450/761 255/2000 StigmergyElection-PT-04b-LTLCardinality-06 35080146 m, 65965 m/sec, 158876082 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1006 secs. Pages in use: 338
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 455/761 257/2000 StigmergyElection-PT-04b-LTLCardinality-06 35369868 m, 57944 m/sec, 160284713 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1011 secs. Pages in use: 338
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 460/761 259/2000 StigmergyElection-PT-04b-LTLCardinality-06 35651709 m, 56368 m/sec, 161657006 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1016 secs. Pages in use: 338
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 465/761 261/2000 StigmergyElection-PT-04b-LTLCardinality-06 35966205 m, 62899 m/sec, 163034151 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1021 secs. Pages in use: 338
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 470/761 263/2000 StigmergyElection-PT-04b-LTLCardinality-06 36238718 m, 54502 m/sec, 164365480 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1026 secs. Pages in use: 338
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 475/761 265/2000 StigmergyElection-PT-04b-LTLCardinality-06 36461046 m, 44465 m/sec, 165697449 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1031 secs. Pages in use: 338
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 480/761 266/2000 StigmergyElection-PT-04b-LTLCardinality-06 36623289 m, 32448 m/sec, 166984172 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1036 secs. Pages in use: 338
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 485/761 268/2000 StigmergyElection-PT-04b-LTLCardinality-06 36946572 m, 64656 m/sec, 168555707 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1041 secs. Pages in use: 338
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 490/761 271/2000 StigmergyElection-PT-04b-LTLCardinality-06 37284330 m, 67551 m/sec, 170209435 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1046 secs. Pages in use: 338
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 495/761 273/2000 StigmergyElection-PT-04b-LTLCardinality-06 37605376 m, 64209 m/sec, 171902777 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1051 secs. Pages in use: 338
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 500/761 275/2000 StigmergyElection-PT-04b-LTLCardinality-06 37957887 m, 70502 m/sec, 173585584 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1056 secs. Pages in use: 338
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 505/761 278/2000 StigmergyElection-PT-04b-LTLCardinality-06 38331109 m, 74644 m/sec, 175368673 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1061 secs. Pages in use: 338
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 510/761 280/2000 StigmergyElection-PT-04b-LTLCardinality-06 38655096 m, 64797 m/sec, 176917883 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1066 secs. Pages in use: 338
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 515/761 282/2000 StigmergyElection-PT-04b-LTLCardinality-06 39002536 m, 69488 m/sec, 178541780 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1071 secs. Pages in use: 338
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 520/761 284/2000 StigmergyElection-PT-04b-LTLCardinality-06 39293080 m, 58108 m/sec, 179921947 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1076 secs. Pages in use: 338
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 525/761 287/2000 StigmergyElection-PT-04b-LTLCardinality-06 39596795 m, 60743 m/sec, 181372679 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1081 secs. Pages in use: 338
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 530/761 288/2000 StigmergyElection-PT-04b-LTLCardinality-06 39865788 m, 53798 m/sec, 182655895 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1086 secs. Pages in use: 338
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 535/761 290/2000 StigmergyElection-PT-04b-LTLCardinality-06 40152436 m, 57329 m/sec, 184000642 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1091 secs. Pages in use: 338
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 540/761 292/2000 StigmergyElection-PT-04b-LTLCardinality-06 40376315 m, 44775 m/sec, 185340159 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1096 secs. Pages in use: 338
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 545/761 294/2000 StigmergyElection-PT-04b-LTLCardinality-06 40736469 m, 72030 m/sec, 187110138 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1101 secs. Pages in use: 338
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 550/761 297/2000 StigmergyElection-PT-04b-LTLCardinality-06 41097590 m, 72224 m/sec, 188772636 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1106 secs. Pages in use: 338
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 555/761 299/2000 StigmergyElection-PT-04b-LTLCardinality-06 41406364 m, 61754 m/sec, 190278014 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1111 secs. Pages in use: 338
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 560/761 302/2000 StigmergyElection-PT-04b-LTLCardinality-06 41800175 m, 78762 m/sec, 192164795 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1116 secs. Pages in use: 338
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 565/761 304/2000 StigmergyElection-PT-04b-LTLCardinality-06 42169768 m, 73918 m/sec, 193959954 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1121 secs. Pages in use: 338
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 570/761 307/2000 StigmergyElection-PT-04b-LTLCardinality-06 42546099 m, 75266 m/sec, 195727677 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1126 secs. Pages in use: 338
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 575/761 309/2000 StigmergyElection-PT-04b-LTLCardinality-06 42857962 m, 62372 m/sec, 197155750 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1131 secs. Pages in use: 338
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 580/761 312/2000 StigmergyElection-PT-04b-LTLCardinality-06 43205268 m, 69461 m/sec, 198847636 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1136 secs. Pages in use: 338
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 585/761 314/2000 StigmergyElection-PT-04b-LTLCardinality-06 43536320 m, 66210 m/sec, 200456550 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1141 secs. Pages in use: 338
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 590/761 316/2000 StigmergyElection-PT-04b-LTLCardinality-06 43861582 m, 65052 m/sec, 202034438 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1146 secs. Pages in use: 338
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 595/761 318/2000 StigmergyElection-PT-04b-LTLCardinality-06 44209821 m, 69647 m/sec, 203573490 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1151 secs. Pages in use: 338
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 600/761 321/2000 StigmergyElection-PT-04b-LTLCardinality-06 44547382 m, 67512 m/sec, 205189936 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1156 secs. Pages in use: 338
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 605/761 323/2000 StigmergyElection-PT-04b-LTLCardinality-06 44853274 m, 61178 m/sec, 206590760 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1161 secs. Pages in use: 338
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 610/761 325/2000 StigmergyElection-PT-04b-LTLCardinality-06 45117980 m, 52941 m/sec, 207812831 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1166 secs. Pages in use: 338
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 615/761 327/2000 StigmergyElection-PT-04b-LTLCardinality-06 45436111 m, 63626 m/sec, 209400427 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1171 secs. Pages in use: 338
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 620/761 329/2000 StigmergyElection-PT-04b-LTLCardinality-06 45717906 m, 56359 m/sec, 210760354 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1176 secs. Pages in use: 338
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 625/761 331/2000 StigmergyElection-PT-04b-LTLCardinality-06 46000995 m, 56617 m/sec, 212137038 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1181 secs. Pages in use: 338
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 630/761 333/2000 StigmergyElection-PT-04b-LTLCardinality-06 46313307 m, 62462 m/sec, 213599621 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1186 secs. Pages in use: 338
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 635/761 335/2000 StigmergyElection-PT-04b-LTLCardinality-06 46578933 m, 53125 m/sec, 214825543 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1191 secs. Pages in use: 338
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 640/761 337/2000 StigmergyElection-PT-04b-LTLCardinality-06 46828685 m, 49950 m/sec, 215981075 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1196 secs. Pages in use: 338
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 645/761 339/2000 StigmergyElection-PT-04b-LTLCardinality-06 47124042 m, 59071 m/sec, 217455685 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1201 secs. Pages in use: 339
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 650/761 340/2000 StigmergyElection-PT-04b-LTLCardinality-06 47385217 m, 52235 m/sec, 218717165 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1206 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 655/761 342/2000 StigmergyElection-PT-04b-LTLCardinality-06 47658123 m, 54581 m/sec, 220047604 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1211 secs. Pages in use: 342
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 660/761 344/2000 StigmergyElection-PT-04b-LTLCardinality-06 47960053 m, 60386 m/sec, 221365598 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1216 secs. Pages in use: 344
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 665/761 346/2000 StigmergyElection-PT-04b-LTLCardinality-06 48244692 m, 56927 m/sec, 222676692 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1221 secs. Pages in use: 346
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 670/761 348/2000 StigmergyElection-PT-04b-LTLCardinality-06 48410833 m, 33228 m/sec, 223938996 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1226 secs. Pages in use: 348
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 675/761 349/2000 StigmergyElection-PT-04b-LTLCardinality-06 48592887 m, 36410 m/sec, 225198066 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1231 secs. Pages in use: 349
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 680/761 351/2000 StigmergyElection-PT-04b-LTLCardinality-06 48920199 m, 65462 m/sec, 226754926 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1236 secs. Pages in use: 351
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 685/761 354/2000 StigmergyElection-PT-04b-LTLCardinality-06 49277524 m, 71465 m/sec, 228464025 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1241 secs. Pages in use: 354
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 690/761 356/2000 StigmergyElection-PT-04b-LTLCardinality-06 49579832 m, 60461 m/sec, 229908639 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1246 secs. Pages in use: 356
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 695/761 358/2000 StigmergyElection-PT-04b-LTLCardinality-06 49912038 m, 66441 m/sec, 231464367 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1251 secs. Pages in use: 358
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 700/761 360/2000 StigmergyElection-PT-04b-LTLCardinality-06 50188674 m, 55327 m/sec, 232768000 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1256 secs. Pages in use: 360
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 705/761 362/2000 StigmergyElection-PT-04b-LTLCardinality-06 50480661 m, 58397 m/sec, 234178202 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1261 secs. Pages in use: 362
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 710/761 364/2000 StigmergyElection-PT-04b-LTLCardinality-06 50722853 m, 48438 m/sec, 235323773 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1266 secs. Pages in use: 364
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 715/761 365/2000 StigmergyElection-PT-04b-LTLCardinality-06 50991694 m, 53768 m/sec, 236625337 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1271 secs. Pages in use: 365
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 720/761 367/2000 StigmergyElection-PT-04b-LTLCardinality-06 51226534 m, 46968 m/sec, 237851971 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1276 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 725/761 369/2000 StigmergyElection-PT-04b-LTLCardinality-06 51566105 m, 67914 m/sec, 239577989 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1281 secs. Pages in use: 369
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 730/761 373/2000 StigmergyElection-PT-04b-LTLCardinality-06 52016083 m, 89995 m/sec, 241659498 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1286 secs. Pages in use: 373
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 735/761 376/2000 StigmergyElection-PT-04b-LTLCardinality-06 52480924 m, 92968 m/sec, 243836156 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1291 secs. Pages in use: 376
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 740/761 379/2000 StigmergyElection-PT-04b-LTLCardinality-06 52926384 m, 89092 m/sec, 245877472 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1296 secs. Pages in use: 379
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 745/761 382/2000 StigmergyElection-PT-04b-LTLCardinality-06 53372744 m, 89272 m/sec, 247990133 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1301 secs. Pages in use: 382
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 750/761 385/2000 StigmergyElection-PT-04b-LTLCardinality-06 53824168 m, 90284 m/sec, 250062896 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1306 secs. Pages in use: 385
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 755/761 389/2000 StigmergyElection-PT-04b-LTLCardinality-06 54276242 m, 90414 m/sec, 252113747 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1311 secs. Pages in use: 389
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 760/761 392/2000 StigmergyElection-PT-04b-LTLCardinality-06 54705463 m, 85844 m/sec, 254069774 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1316 secs. Pages in use: 392
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 19 (type EXCL) for StigmergyElection-PT-04b-LTLCardinality-06 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1321 secs. Pages in use: 395
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 13 (type EXCL) for 12 StigmergyElection-PT-04b-LTLCardinality-04
[[35mlola[0m][I] time limit : 759 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 19 (type EXCL) for 18 StigmergyElection-PT-04b-LTLCardinality-06
[[35mlola[0m][I] time limit : 2279 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 13 (type EXCL) for StigmergyElection-PT-04b-LTLCardinality-04
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 188
[[35mlola[0m][I] fired transitions : 188
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 5/759 5/5 StigmergyElection-PT-04b-LTLCardinality-06 596386 m, -10821815 m/sec, 2291172 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1326 secs. Pages in use: 395
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 19 (type EXCL) for StigmergyElection-PT-04b-LTLCardinality-06 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1331 secs. Pages in use: 395
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 7 (type EXCL) for 6 StigmergyElection-PT-04b-LTLCardinality-02
[[35mlola[0m][I] time limit : 1134 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 7 (type EXCL) for StigmergyElection-PT-04b-LTLCardinality-02
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 188
[[35mlola[0m][I] fired transitions : 188
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 4 (type EXCL) for 3 StigmergyElection-PT-04b-LTLCardinality-01
[[35mlola[0m][I] time limit : 2269 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 4 (type EXCL) for StigmergyElection-PT-04b-LTLCardinality-01
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1336 secs. Pages in use: 395
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1341 secs. Pages in use: 395
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1346 secs. Pages in use: 395
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1351 secs. Pages in use: 395
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1356 secs. Pages in use: 395
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1361 secs. Pages in use: 395
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1366 secs. Pages in use: 395
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1371 secs. Pages in use: 395
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1376 secs. Pages in use: 395
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1381 secs. Pages in use: 395
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1386 secs. Pages in use: 395
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1391 secs. Pages in use: 395
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1396 secs. Pages in use: 395
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1401 secs. Pages in use: 395
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1406 secs. Pages in use: 395
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1411 secs. Pages in use: 395
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1416 secs. Pages in use: 395
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1421 secs. Pages in use: 395
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1426 secs. Pages in use: 395
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1431 secs. Pages in use: 395
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1436 secs. Pages in use: 395
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1441 secs. Pages in use: 395
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1446 secs. Pages in use: 395
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1451 secs. Pages in use: 395
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1456 secs. Pages in use: 395
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1461 secs. Pages in use: 395
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1466 secs. Pages in use: 395
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1471 secs. Pages in use: 395
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1476 secs. Pages in use: 395
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1481 secs. Pages in use: 395
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1486 secs. Pages in use: 395
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1491 secs. Pages in use: 395
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1496 secs. Pages in use: 395
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1501 secs. Pages in use: 395
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1506 secs. Pages in use: 395
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1511 secs. Pages in use: 395
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1516 secs. Pages in use: 395
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1521 secs. Pages in use: 395
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1526 secs. Pages in use: 395
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1531 secs. Pages in use: 395
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1536 secs. Pages in use: 395
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1541 secs. Pages in use: 395
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1546 secs. Pages in use: 395
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1551 secs. Pages in use: 395
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1556 secs. Pages in use: 395
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1561 secs. Pages in use: 395
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1566 secs. Pages in use: 395
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1571 secs. Pages in use: 395
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1576 secs. Pages in use: 395
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1581 secs. Pages in use: 395
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1586 secs. Pages in use: 395
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1591 secs. Pages in use: 395
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1596 secs. Pages in use: 395
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1601 secs. Pages in use: 395
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1606 secs. Pages in use: 395
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1611 secs. Pages in use: 395
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1616 secs. Pages in use: 395
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1621 secs. Pages in use: 395
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1626 secs. Pages in use: 395
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1631 secs. Pages in use: 395
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1636 secs. Pages in use: 395
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1641 secs. Pages in use: 395
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1646 secs. Pages in use: 395
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1651 secs. Pages in use: 395
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1656 secs. Pages in use: 395
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1661 secs. Pages in use: 395
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1666 secs. Pages in use: 395
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1671 secs. Pages in use: 395
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1676 secs. Pages in use: 395
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1681 secs. Pages in use: 395
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1686 secs. Pages in use: 395
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1691 secs. Pages in use: 395
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1696 secs. Pages in use: 395
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1701 secs. Pages in use: 395
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1706 secs. Pages in use: 395
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1711 secs. Pages in use: 395
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1716 secs. Pages in use: 395
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1721 secs. Pages in use: 395
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1726 secs. Pages in use: 395
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1731 secs. Pages in use: 395
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1736 secs. Pages in use: 395
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1741 secs. Pages in use: 395
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1746 secs. Pages in use: 395
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1751 secs. Pages in use: 395
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1756 secs. Pages in use: 395
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1761 secs. Pages in use: 395
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1766 secs. Pages in use: 395
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1771 secs. Pages in use: 395
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1776 secs. Pages in use: 395
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1781 secs. Pages in use: 395
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1786 secs. Pages in use: 395
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1791 secs. Pages in use: 395
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1796 secs. Pages in use: 395
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1801 secs. Pages in use: 395
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1806 secs. Pages in use: 395
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1811 secs. Pages in use: 395
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1816 secs. Pages in use: 395
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1821 secs. Pages in use: 395
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1826 secs. Pages in use: 395
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1831 secs. Pages in use: 395
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1836 secs. Pages in use: 395
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1841 secs. Pages in use: 395
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1846 secs. Pages in use: 395
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1851 secs. Pages in use: 395
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1856 secs. Pages in use: 395
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1861 secs. Pages in use: 395
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1866 secs. Pages in use: 395
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1871 secs. Pages in use: 395
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1876 secs. Pages in use: 395
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1881 secs. Pages in use: 395
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1886 secs. Pages in use: 395
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1891 secs. Pages in use: 395
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1896 secs. Pages in use: 395
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1901 secs. Pages in use: 395
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1906 secs. Pages in use: 395
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1911 secs. Pages in use: 395
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1916 secs. Pages in use: 395
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1921 secs. Pages in use: 395
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1926 secs. Pages in use: 395
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1931 secs. Pages in use: 395
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1936 secs. Pages in use: 395
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1941 secs. Pages in use: 395
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1946 secs. Pages in use: 395
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1951 secs. Pages in use: 395
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1956 secs. Pages in use: 395
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1961 secs. Pages in use: 395
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1966 secs. Pages in use: 395
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1971 secs. Pages in use: 395
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1976 secs. Pages in use: 395
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1981 secs. Pages in use: 395
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1986 secs. Pages in use: 395
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1991 secs. Pages in use: 395
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1996 secs. Pages in use: 395
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2001 secs. Pages in use: 395
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2006 secs. Pages in use: 395
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2011 secs. Pages in use: 395
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2016 secs. Pages in use: 395
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2021 secs. Pages in use: 395
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2026 secs. Pages in use: 395
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2031 secs. Pages in use: 395
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2036 secs. Pages in use: 395
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2041 secs. Pages in use: 395
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2046 secs. Pages in use: 395
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2051 secs. Pages in use: 395
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2056 secs. Pages in use: 395
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-05: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
========== file over 1MB has been truncated ======
retrieve it from the run archives if needed
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="StigmergyElection-PT-04b"
export BK_EXAMINATION="LTLCardinality"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is StigmergyElection-PT-04b, examination is LTLCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r401-tall-171690534100291"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/StigmergyElection-PT-04b.tgz
mv StigmergyElection-PT-04b execution
cd execution
if [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "UpperBounds" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] || [ "LTLCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;