About the Execution of LoLA for StigmergyElection-PT-04b
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 9869.928 | 1144004.00 | 1163090.00 | 3834.10 | TT?FT?TTFTTTFTTT | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r401-tall-171690534100290.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
...................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is StigmergyElection-PT-04b, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r401-tall-171690534100290
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 612K
-rw-r--r-- 1 mcc users 6.2K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 65K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.8K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 51K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 3.8K May 19 07:17 LTLCardinality.txt
-rw-r--r-- 1 mcc users 28K May 19 16:43 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.3K Apr 23 07:59 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K Apr 23 07:59 LTLFireability.xml
-rw-r--r-- 1 mcc users 7.7K Apr 11 18:56 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 74K Apr 11 18:56 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 11K Apr 11 18:56 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 98K Apr 11 18:56 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.7K Apr 23 07:59 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.8K Apr 23 07:59 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:43 equiv_col
-rw-r--r-- 1 mcc users 4 May 18 16:43 instance
-rw-r--r-- 1 mcc users 6 May 18 16:43 iscolored
-rw-r--r-- 1 mcc users 203K May 18 16:43 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME StigmergyElection-PT-04b-CTLFireability-2024-00
FORMULA_NAME StigmergyElection-PT-04b-CTLFireability-2024-01
FORMULA_NAME StigmergyElection-PT-04b-CTLFireability-2024-02
FORMULA_NAME StigmergyElection-PT-04b-CTLFireability-2024-03
FORMULA_NAME StigmergyElection-PT-04b-CTLFireability-2024-04
FORMULA_NAME StigmergyElection-PT-04b-CTLFireability-2024-05
FORMULA_NAME StigmergyElection-PT-04b-CTLFireability-2024-06
FORMULA_NAME StigmergyElection-PT-04b-CTLFireability-2024-07
FORMULA_NAME StigmergyElection-PT-04b-CTLFireability-2024-08
FORMULA_NAME StigmergyElection-PT-04b-CTLFireability-2024-09
FORMULA_NAME StigmergyElection-PT-04b-CTLFireability-2024-10
FORMULA_NAME StigmergyElection-PT-04b-CTLFireability-2024-11
FORMULA_NAME StigmergyElection-PT-04b-CTLFireability-2023-12
FORMULA_NAME StigmergyElection-PT-04b-CTLFireability-2023-13
FORMULA_NAME StigmergyElection-PT-04b-CTLFireability-2023-14
FORMULA_NAME StigmergyElection-PT-04b-CTLFireability-2023-15
=== Now, execution of the tool begins
BK_START 1717111171280
FORMULA StigmergyElection-PT-04b-CTLFireability-2024-01 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA StigmergyElection-PT-04b-CTLFireability-2024-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA StigmergyElection-PT-04b-CTLFireability-2024-03 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA StigmergyElection-PT-04b-CTLFireability-2023-15 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA StigmergyElection-PT-04b-CTLFireability-2023-14 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA StigmergyElection-PT-04b-CTLFireability-2024-11 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA StigmergyElection-PT-04b-CTLFireability-2024-09 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA StigmergyElection-PT-04b-CTLFireability-2024-07 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA StigmergyElection-PT-04b-CTLFireability-2024-06 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA StigmergyElection-PT-04b-CTLFireability-2024-04 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA StigmergyElection-PT-04b-CTLFireability-2024-00 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA StigmergyElection-PT-04b-CTLFireability-2024-10 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA StigmergyElection-PT-04b-CTLFireability-2023-13 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA StigmergyElection-PT-04b-CTLFireability-2023-12 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
[[35mlola[0m] [1mFINAL RESULTS[0m
[[35mlola[0m] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m] [1m[33mStigmergyElection-PT-04b-CTLFireability-2024-02: CTL unknown AGGR[0m
[[35mlola[0m] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m] [1m[33mStigmergyElection-PT-04b-CTLFireability-2024-05: CTL unknown AGGR[0m
[[35mlola[0m] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-10: EFAG true tscc_search[0m
[[35mlola[0m] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m] [1m[31mStigmergyElection-PT-04b-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m]
[[35mlola[0m] Time elapsed: 1144 secs. Pages in use: 414
BK_STOP 1717112315284
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mCTLFireability.xml[0m
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] LAUNCH task # 10 (type EXCL) for 9 StigmergyElection-PT-04b-CTLFireability-2024-03
[[35mlola[0m][I] time limit : 189 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 56 (type FNDP) for 3 StigmergyElection-PT-04b-CTLFireability-2024-01
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 58 (type EQUN) for 3 StigmergyElection-PT-04b-CTLFireability-2024-01
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 60 (type FNDP) for 32 StigmergyElection-PT-04b-CTLFireability-2024-08
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 56 (type FNDP) for StigmergyElection-PT-04b-CTLFireability-2024-01
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][W] CANCELED task # 58 (type EQUN) for StigmergyElection-PT-04b-CTLFireability-2024-01 (obsolete)
[[35mlola[0m][I] LAUNCH task # 62 (type EQUN) for 32 StigmergyElection-PT-04b-CTLFireability-2024-08
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 60 (type FNDP) for StigmergyElection-PT-04b-CTLFireability-2024-08
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][W] CANCELED task # 62 (type EQUN) for StigmergyElection-PT-04b-CTLFireability-2024-08 (obsolete)
[[35mlola[0m][I] LAUNCH task # 67 (type EQUN) for 38 StigmergyElection-PT-04b-CTLFireability-2024-10
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 69 (type EQUN) for 38 StigmergyElection-PT-04b-CTLFireability-2024-10
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 67 (type EQUN) for StigmergyElection-PT-04b-CTLFireability-2024-10
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] FINISHED task # 69 (type EQUN) for StigmergyElection-PT-04b-CTLFireability-2024-10
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 10 (type EXCL) for StigmergyElection-PT-04b-CTLFireability-2024-03
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 215610
[[35mlola[0m][I] fired transitions : 1461708
[[35mlola[0m][I] time used : 1
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 54 (type EXCL) for 53 StigmergyElection-PT-04b-CTLFireability-2023-15
[[35mlola[0m][I] time limit : 239 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 54 (type EXCL) for StigmergyElection-PT-04b-CTLFireability-2023-15
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 72
[[35mlola[0m][I] fired transitions : 71
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 51 (type EXCL) for 50 StigmergyElection-PT-04b-CTLFireability-2023-14
[[35mlola[0m][I] time limit : 256 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 51 (type EXCL) for StigmergyElection-PT-04b-CTLFireability-2023-14
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1679
[[35mlola[0m][I] fired transitions : 1939
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 42 (type EXCL) for 41 StigmergyElection-PT-04b-CTLFireability-2024-11
[[35mlola[0m][I] time limit : 276 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 42 (type EXCL) for StigmergyElection-PT-04b-CTLFireability-2024-11
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 74975
[[35mlola[0m][I] fired transitions : 301988
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 36 (type EXCL) for 35 StigmergyElection-PT-04b-CTLFireability-2024-09
[[35mlola[0m][I] time limit : 299 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 36 (type EXCL) for StigmergyElection-PT-04b-CTLFireability-2024-09
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 7159
[[35mlola[0m][I] fired transitions : 10808
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 30 (type EXCL) for 29 StigmergyElection-PT-04b-CTLFireability-2024-07
[[35mlola[0m][I] time limit : 326 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 30 (type EXCL) for StigmergyElection-PT-04b-CTLFireability-2024-07
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 237
[[35mlola[0m][I] fired transitions : 238
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 27 (type EXCL) for 26 StigmergyElection-PT-04b-CTLFireability-2024-06
[[35mlola[0m][I] time limit : 359 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 62 (type EQUN) for StigmergyElection-PT-04b-CTLFireability-2024-08
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 58 (type EQUN) for StigmergyElection-PT-04b-CTLFireability-2024-01
[[35mlola[0m][I] result : true
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-04: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-10: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 CTL EXCL 3/359 3/2000 StigmergyElection-PT-04b-CTLFireability-2024-06 559354 m, 111870 m/sec, 1387400 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 8 secs. Pages in use: 3
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-04: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-10: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 CTL EXCL 8/359 7/2000 StigmergyElection-PT-04b-CTLFireability-2024-06 1179332 m, 123995 m/sec, 3712202 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 13 secs. Pages in use: 7
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-04: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-10: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 CTL EXCL 13/359 11/2000 StigmergyElection-PT-04b-CTLFireability-2024-06 1930879 m, 150309 m/sec, 6012381 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 18 secs. Pages in use: 11
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-04: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-10: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 CTL EXCL 18/359 14/2000 StigmergyElection-PT-04b-CTLFireability-2024-06 2538792 m, 121582 m/sec, 8209943 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 23 secs. Pages in use: 14
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-04: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-10: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 CTL EXCL 23/359 17/2000 StigmergyElection-PT-04b-CTLFireability-2024-06 3127301 m, 117701 m/sec, 10343848 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 28 secs. Pages in use: 17
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-04: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-10: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 CTL EXCL 28/359 20/2000 StigmergyElection-PT-04b-CTLFireability-2024-06 3688045 m, 112148 m/sec, 12517405 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 33 secs. Pages in use: 20
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-04: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-10: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 CTL EXCL 33/359 23/2000 StigmergyElection-PT-04b-CTLFireability-2024-06 4248672 m, 112125 m/sec, 14724689 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 38 secs. Pages in use: 23
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-04: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-10: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 CTL EXCL 38/359 25/2000 StigmergyElection-PT-04b-CTLFireability-2024-06 4735401 m, 97345 m/sec, 16876621 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 43 secs. Pages in use: 25
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-04: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-10: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 CTL EXCL 43/359 28/2000 StigmergyElection-PT-04b-CTLFireability-2024-06 5223728 m, 97665 m/sec, 18995234 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 48 secs. Pages in use: 28
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-04: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-10: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 CTL EXCL 48/359 30/2000 StigmergyElection-PT-04b-CTLFireability-2024-06 5655997 m, 86453 m/sec, 21165761 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 53 secs. Pages in use: 30
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-04: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-10: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 CTL EXCL 53/359 32/2000 StigmergyElection-PT-04b-CTLFireability-2024-06 6081654 m, 85131 m/sec, 23293759 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 58 secs. Pages in use: 32
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-04: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-10: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 CTL EXCL 58/359 34/2000 StigmergyElection-PT-04b-CTLFireability-2024-06 6500267 m, 83722 m/sec, 25367769 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 63 secs. Pages in use: 34
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-04: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-10: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 CTL EXCL 63/359 36/2000 StigmergyElection-PT-04b-CTLFireability-2024-06 6903455 m, 80637 m/sec, 27287925 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 68 secs. Pages in use: 36
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-04: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-10: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 CTL EXCL 68/359 39/2000 StigmergyElection-PT-04b-CTLFireability-2024-06 7453497 m, 110008 m/sec, 29371628 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 73 secs. Pages in use: 39
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-04: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-10: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 CTL EXCL 73/359 42/2000 StigmergyElection-PT-04b-CTLFireability-2024-06 7918910 m, 93082 m/sec, 31409747 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 78 secs. Pages in use: 42
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-04: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-10: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 CTL EXCL 78/359 44/2000 StigmergyElection-PT-04b-CTLFireability-2024-06 8393877 m, 94993 m/sec, 33393521 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 83 secs. Pages in use: 44
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-04: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-10: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 CTL EXCL 83/359 46/2000 StigmergyElection-PT-04b-CTLFireability-2024-06 8839455 m, 89115 m/sec, 35324484 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 88 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-04: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-10: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 CTL EXCL 88/359 50/2000 StigmergyElection-PT-04b-CTLFireability-2024-06 9489326 m, 129974 m/sec, 37334827 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 93 secs. Pages in use: 50
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-04: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-10: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 CTL EXCL 93/359 53/2000 StigmergyElection-PT-04b-CTLFireability-2024-06 10319140 m, 165962 m/sec, 39377396 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 98 secs. Pages in use: 53
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 27 (type EXCL) for StigmergyElection-PT-04b-CTLFireability-2024-06
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 10535402
[[35mlola[0m][I] fired transitions : 39872541
[[35mlola[0m][I] time used : 95
[[35mlola[0m][I] memory pages used : 54
[[35mlola[0m][I] LAUNCH task # 24 (type EXCL) for 23 StigmergyElection-PT-04b-CTLFireability-2024-05
[[35mlola[0m][I] time limit : 388 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-04: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-10: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 3/388 2/2000 StigmergyElection-PT-04b-CTLFireability-2024-05 227001 m, 45400 m/sec, 1757456 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 103 secs. Pages in use: 54
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-04: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-10: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 8/388 3/2000 StigmergyElection-PT-04b-CTLFireability-2024-05 441332 m, 42866 m/sec, 4147883 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 108 secs. Pages in use: 54
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-04: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-10: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 13/388 4/2000 StigmergyElection-PT-04b-CTLFireability-2024-05 724774 m, 56688 m/sec, 6523762 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 113 secs. Pages in use: 54
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-04: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-10: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 18/388 6/2000 StigmergyElection-PT-04b-CTLFireability-2024-05 979890 m, 51023 m/sec, 8862967 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 118 secs. Pages in use: 54
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-04: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-10: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 23/388 7/2000 StigmergyElection-PT-04b-CTLFireability-2024-05 1239926 m, 52007 m/sec, 11198774 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 123 secs. Pages in use: 54
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-04: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-10: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 28/388 8/2000 StigmergyElection-PT-04b-CTLFireability-2024-05 1446205 m, 41255 m/sec, 13426338 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 128 secs. Pages in use: 54
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-04: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-10: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 33/388 9/2000 StigmergyElection-PT-04b-CTLFireability-2024-05 1705165 m, 51792 m/sec, 15693569 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 133 secs. Pages in use: 54
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-04: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-10: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 38/388 11/2000 StigmergyElection-PT-04b-CTLFireability-2024-05 1947326 m, 48432 m/sec, 17916000 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 138 secs. Pages in use: 54
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-04: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-10: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 43/388 12/2000 StigmergyElection-PT-04b-CTLFireability-2024-05 2216790 m, 53892 m/sec, 20098418 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 143 secs. Pages in use: 54
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-04: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-10: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 48/388 13/2000 StigmergyElection-PT-04b-CTLFireability-2024-05 2442938 m, 45229 m/sec, 22296696 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 148 secs. Pages in use: 54
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-04: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-10: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 53/388 14/2000 StigmergyElection-PT-04b-CTLFireability-2024-05 2644901 m, 40392 m/sec, 24574223 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 153 secs. Pages in use: 54
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-04: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-10: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 58/388 15/2000 StigmergyElection-PT-04b-CTLFireability-2024-05 2903086 m, 51637 m/sec, 26839575 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 158 secs. Pages in use: 54
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-04: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-10: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 63/388 16/2000 StigmergyElection-PT-04b-CTLFireability-2024-05 3149320 m, 49246 m/sec, 29124553 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 163 secs. Pages in use: 54
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-04: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-10: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 68/388 17/2000 StigmergyElection-PT-04b-CTLFireability-2024-05 3405901 m, 51316 m/sec, 31422006 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 168 secs. Pages in use: 54
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-04: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-10: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 73/388 18/2000 StigmergyElection-PT-04b-CTLFireability-2024-05 3593752 m, 37570 m/sec, 33603750 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 173 secs. Pages in use: 54
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-04: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-10: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 78/388 19/2000 StigmergyElection-PT-04b-CTLFireability-2024-05 3856181 m, 52485 m/sec, 35789359 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 178 secs. Pages in use: 54
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-04: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-10: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 83/388 20/2000 StigmergyElection-PT-04b-CTLFireability-2024-05 4087811 m, 46326 m/sec, 37966061 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 183 secs. Pages in use: 54
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-04: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-10: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 88/388 21/2000 StigmergyElection-PT-04b-CTLFireability-2024-05 4330202 m, 48478 m/sec, 40107937 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 188 secs. Pages in use: 54
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-04: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-10: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 93/388 22/2000 StigmergyElection-PT-04b-CTLFireability-2024-05 4558639 m, 45687 m/sec, 42297354 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 193 secs. Pages in use: 54
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-04: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-10: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 98/388 23/2000 StigmergyElection-PT-04b-CTLFireability-2024-05 4820717 m, 52415 m/sec, 44459320 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 198 secs. Pages in use: 54
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-04: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-10: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 103/388 24/2000 StigmergyElection-PT-04b-CTLFireability-2024-05 5014815 m, 38819 m/sec, 46699446 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 203 secs. Pages in use: 54
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-04: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-10: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 108/388 25/2000 StigmergyElection-PT-04b-CTLFireability-2024-05 5272331 m, 51503 m/sec, 48933013 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 208 secs. Pages in use: 54
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-04: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-10: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 113/388 26/2000 StigmergyElection-PT-04b-CTLFireability-2024-05 5516081 m, 48750 m/sec, 51173401 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 213 secs. Pages in use: 54
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-04: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-10: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 118/388 27/2000 StigmergyElection-PT-04b-CTLFireability-2024-05 5745017 m, 45787 m/sec, 53425422 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 218 secs. Pages in use: 54
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-04: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-10: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 123/388 28/2000 StigmergyElection-PT-04b-CTLFireability-2024-05 5960234 m, 43043 m/sec, 55560771 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 223 secs. Pages in use: 54
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-04: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-10: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 128/388 29/2000 StigmergyElection-PT-04b-CTLFireability-2024-05 6209723 m, 49897 m/sec, 57695702 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 228 secs. Pages in use: 54
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-04: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-10: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 133/388 30/2000 StigmergyElection-PT-04b-CTLFireability-2024-05 6441604 m, 46376 m/sec, 59855965 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 233 secs. Pages in use: 54
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-04: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-10: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 138/388 31/2000 StigmergyElection-PT-04b-CTLFireability-2024-05 6679304 m, 47540 m/sec, 61977320 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 238 secs. Pages in use: 54
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-04: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-10: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 143/388 32/2000 StigmergyElection-PT-04b-CTLFireability-2024-05 6909632 m, 46065 m/sec, 64106985 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 243 secs. Pages in use: 54
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-04: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-10: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 148/388 33/2000 StigmergyElection-PT-04b-CTLFireability-2024-05 7128976 m, 43868 m/sec, 66241389 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 248 secs. Pages in use: 54
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-04: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-10: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 153/388 34/2000 StigmergyElection-PT-04b-CTLFireability-2024-05 7347656 m, 43736 m/sec, 68585045 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 253 secs. Pages in use: 54
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-04: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-10: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 158/388 35/2000 StigmergyElection-PT-04b-CTLFireability-2024-05 7534462 m, 37361 m/sec, 70872304 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 258 secs. Pages in use: 54
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-04: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-10: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 163/388 36/2000 StigmergyElection-PT-04b-CTLFireability-2024-05 7767639 m, 46635 m/sec, 73180982 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 263 secs. Pages in use: 54
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-04: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-10: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 168/388 37/2000 StigmergyElection-PT-04b-CTLFireability-2024-05 7986538 m, 43779 m/sec, 75458441 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 268 secs. Pages in use: 54
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-04: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-10: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 173/388 38/2000 StigmergyElection-PT-04b-CTLFireability-2024-05 8169578 m, 36608 m/sec, 77628206 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 273 secs. Pages in use: 54
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-04: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-10: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 178/388 39/2000 StigmergyElection-PT-04b-CTLFireability-2024-05 8349066 m, 35897 m/sec, 79768854 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 278 secs. Pages in use: 54
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-04: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-10: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 183/388 41/2000 StigmergyElection-PT-04b-CTLFireability-2024-05 8584593 m, 47105 m/sec, 81982658 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 283 secs. Pages in use: 54
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-04: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-10: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 188/388 42/2000 StigmergyElection-PT-04b-CTLFireability-2024-05 8795419 m, 42165 m/sec, 84157296 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 288 secs. Pages in use: 54
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-04: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-10: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 193/388 43/2000 StigmergyElection-PT-04b-CTLFireability-2024-05 8993963 m, 39708 m/sec, 86270788 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 293 secs. Pages in use: 54
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-04: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-10: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 198/388 44/2000 StigmergyElection-PT-04b-CTLFireability-2024-05 9216133 m, 44434 m/sec, 88369424 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 298 secs. Pages in use: 54
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-04: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-10: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 203/388 45/2000 StigmergyElection-PT-04b-CTLFireability-2024-05 9372117 m, 31196 m/sec, 90401008 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 303 secs. Pages in use: 54
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-04: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-10: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 208/388 46/2000 StigmergyElection-PT-04b-CTLFireability-2024-05 9610468 m, 47670 m/sec, 92744898 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 308 secs. Pages in use: 54
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-04: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-10: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 213/388 47/2000 StigmergyElection-PT-04b-CTLFireability-2024-05 9850549 m, 48016 m/sec, 95154668 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 313 secs. Pages in use: 54
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-04: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-10: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 218/388 49/2000 StigmergyElection-PT-04b-CTLFireability-2024-05 10135301 m, 56950 m/sec, 97527697 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 318 secs. Pages in use: 54
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-04: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-10: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 223/388 50/2000 StigmergyElection-PT-04b-CTLFireability-2024-05 10384554 m, 49850 m/sec, 99835892 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 323 secs. Pages in use: 54
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-04: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-10: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 228/388 51/2000 StigmergyElection-PT-04b-CTLFireability-2024-05 10606990 m, 44487 m/sec, 102113528 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 328 secs. Pages in use: 54
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-04: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-10: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 233/388 52/2000 StigmergyElection-PT-04b-CTLFireability-2024-05 10860907 m, 50783 m/sec, 104349163 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 333 secs. Pages in use: 54
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-04: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-10: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 238/388 54/2000 StigmergyElection-PT-04b-CTLFireability-2024-05 11097332 m, 47285 m/sec, 106571054 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 338 secs. Pages in use: 54
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-04: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-10: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 243/388 55/2000 StigmergyElection-PT-04b-CTLFireability-2024-05 11342379 m, 49009 m/sec, 108764500 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 343 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-04: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-10: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 248/388 56/2000 StigmergyElection-PT-04b-CTLFireability-2024-05 11585816 m, 48687 m/sec, 110905145 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 348 secs. Pages in use: 56
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-04: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-10: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 253/388 57/2000 StigmergyElection-PT-04b-CTLFireability-2024-05 11778035 m, 38443 m/sec, 112959593 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 353 secs. Pages in use: 57
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-04: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-10: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 258/388 58/2000 StigmergyElection-PT-04b-CTLFireability-2024-05 12014838 m, 47360 m/sec, 115012067 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 358 secs. Pages in use: 58
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-04: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-10: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 263/388 59/2000 StigmergyElection-PT-04b-CTLFireability-2024-05 12234306 m, 43893 m/sec, 117039445 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 363 secs. Pages in use: 59
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-04: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-10: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 268/388 61/2000 StigmergyElection-PT-04b-CTLFireability-2024-05 12472525 m, 47643 m/sec, 119046936 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 368 secs. Pages in use: 61
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-04: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-10: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 273/388 62/2000 StigmergyElection-PT-04b-CTLFireability-2024-05 12651152 m, 35725 m/sec, 120983464 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 373 secs. Pages in use: 62
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-04: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-10: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 278/388 63/2000 StigmergyElection-PT-04b-CTLFireability-2024-05 12837245 m, 37218 m/sec, 122884511 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 378 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-04: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-10: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 283/388 64/2000 StigmergyElection-PT-04b-CTLFireability-2024-05 13062690 m, 45089 m/sec, 124823281 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 383 secs. Pages in use: 64
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-04: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-10: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 288/388 65/2000 StigmergyElection-PT-04b-CTLFireability-2024-05 13271425 m, 41747 m/sec, 126727294 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 388 secs. Pages in use: 65
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-04: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-10: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 293/388 66/2000 StigmergyElection-PT-04b-CTLFireability-2024-05 13476307 m, 40976 m/sec, 128565137 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 393 secs. Pages in use: 66
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-04: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-10: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 298/388 67/2000 StigmergyElection-PT-04b-CTLFireability-2024-05 13750735 m, 54885 m/sec, 130539421 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 398 secs. Pages in use: 67
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-04: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-10: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 303/388 70/2000 StigmergyElection-PT-04b-CTLFireability-2024-05 14183753 m, 86603 m/sec, 132879480 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 403 secs. Pages in use: 70
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-04: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-10: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 308/388 70/2000 StigmergyElection-PT-04b-CTLFireability-2024-05 14264025 m, 16054 m/sec, 135209080 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 408 secs. Pages in use: 70
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-04: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-10: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 313/388 70/2000 StigmergyElection-PT-04b-CTLFireability-2024-05 14266149 m, 424 m/sec, 137378225 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 413 secs. Pages in use: 70
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-04: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-10: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 318/388 71/2000 StigmergyElection-PT-04b-CTLFireability-2024-05 14415136 m, 29797 m/sec, 139752924 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 418 secs. Pages in use: 71
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-04: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-10: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 323/388 72/2000 StigmergyElection-PT-04b-CTLFireability-2024-05 14579968 m, 32966 m/sec, 141941469 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 423 secs. Pages in use: 72
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-04: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-10: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 328/388 73/2000 StigmergyElection-PT-04b-CTLFireability-2024-05 14737682 m, 31542 m/sec, 144019634 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 428 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-04: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-10: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 333/388 74/2000 StigmergyElection-PT-04b-CTLFireability-2024-05 14974499 m, 47363 m/sec, 146213191 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 433 secs. Pages in use: 74
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-04: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-10: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 338/388 75/2000 StigmergyElection-PT-04b-CTLFireability-2024-05 15155619 m, 36224 m/sec, 148534792 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 438 secs. Pages in use: 75
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-04: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-10: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 343/388 76/2000 StigmergyElection-PT-04b-CTLFireability-2024-05 15333910 m, 35658 m/sec, 150755480 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 443 secs. Pages in use: 76
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-04: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-10: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 348/388 76/2000 StigmergyElection-PT-04b-CTLFireability-2024-05 15498137 m, 32845 m/sec, 152944040 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 448 secs. Pages in use: 76
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-04: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-10: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 353/388 78/2000 StigmergyElection-PT-04b-CTLFireability-2024-05 15696550 m, 39682 m/sec, 155115143 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 453 secs. Pages in use: 78
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-04: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-10: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 358/388 78/2000 StigmergyElection-PT-04b-CTLFireability-2024-05 15867543 m, 34198 m/sec, 157224534 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 458 secs. Pages in use: 78
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-04: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-10: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 363/388 79/2000 StigmergyElection-PT-04b-CTLFireability-2024-05 16037762 m, 34043 m/sec, 159383211 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 463 secs. Pages in use: 79
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-04: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-10: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 368/388 80/2000 StigmergyElection-PT-04b-CTLFireability-2024-05 16211468 m, 34741 m/sec, 161528311 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 468 secs. Pages in use: 80
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-04: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-10: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 373/388 81/2000 StigmergyElection-PT-04b-CTLFireability-2024-05 16382535 m, 34213 m/sec, 163643920 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 473 secs. Pages in use: 81
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-04: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-10: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 378/388 82/2000 StigmergyElection-PT-04b-CTLFireability-2024-05 16557002 m, 34893 m/sec, 165771803 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 478 secs. Pages in use: 82
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-04: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-10: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 383/388 83/2000 StigmergyElection-PT-04b-CTLFireability-2024-05 16725884 m, 33776 m/sec, 167912900 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 483 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-04: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-10: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 388/388 84/2000 StigmergyElection-PT-04b-CTLFireability-2024-05 16892558 m, 33334 m/sec, 169965917 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 488 secs. Pages in use: 84
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 24 (type EXCL) for StigmergyElection-PT-04b-CTLFireability-2024-05 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-04: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-05: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-10: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 493 secs. Pages in use: 85
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 21 (type EXCL) for 12 StigmergyElection-PT-04b-CTLFireability-2024-04
[[35mlola[0m][I] time limit : 388 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 24 (type EXCL) for 23 StigmergyElection-PT-04b-CTLFireability-2024-05
[[35mlola[0m][I] time limit : 3107 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 21 (type EXCL) for StigmergyElection-PT-04b-CTLFireability-2024-04
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 2742
[[35mlola[0m][I] fired transitions : 8175
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-04: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-10: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 5/388 2/5 StigmergyElection-PT-04b-CTLFireability-2024-05 263559 m, -3325799 m/sec, 2330324 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 498 secs. Pages in use: 87
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-04: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-10: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 10/388 3/5 StigmergyElection-PT-04b-CTLFireability-2024-05 504383 m, 48164 m/sec, 4707209 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 503 secs. Pages in use: 88
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-04: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-10: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 15/388 5/5 StigmergyElection-PT-04b-CTLFireability-2024-05 787946 m, 56712 m/sec, 7053324 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 508 secs. Pages in use: 90
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 24 (type EXCL) for StigmergyElection-PT-04b-CTLFireability-2024-05 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-04: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-10: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 513 secs. Pages in use: 90
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 19 (type EXCL) for 12 StigmergyElection-PT-04b-CTLFireability-2024-04
[[35mlola[0m][I] time limit : 441 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 19 (type EXCL) for StigmergyElection-PT-04b-CTLFireability-2024-04
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 4561
[[35mlola[0m][I] fired transitions : 9569
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 7 (type EXCL) for 6 StigmergyElection-PT-04b-CTLFireability-2024-02
[[35mlola[0m][I] time limit : 617 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-10: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 5/617 4/2000 StigmergyElection-PT-04b-CTLFireability-2024-02 852691 m, 170538 m/sec, 2165294 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 518 secs. Pages in use: 90
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-10: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 10/617 8/2000 StigmergyElection-PT-04b-CTLFireability-2024-02 1628185 m, 155098 m/sec, 4111892 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 523 secs. Pages in use: 93
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-10: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 15/617 11/2000 StigmergyElection-PT-04b-CTLFireability-2024-02 2277339 m, 129830 m/sec, 6097571 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 528 secs. Pages in use: 96
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-10: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 20/617 15/2000 StigmergyElection-PT-04b-CTLFireability-2024-02 3023883 m, 149308 m/sec, 8226145 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 533 secs. Pages in use: 100
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-10: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 25/617 18/2000 StigmergyElection-PT-04b-CTLFireability-2024-02 3766426 m, 148508 m/sec, 10354340 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 538 secs. Pages in use: 103
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-10: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 30/617 22/2000 StigmergyElection-PT-04b-CTLFireability-2024-02 4530275 m, 152769 m/sec, 12353219 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 543 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-10: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 35/617 25/2000 StigmergyElection-PT-04b-CTLFireability-2024-02 5134417 m, 120828 m/sec, 14376968 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 548 secs. Pages in use: 110
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-10: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 40/617 28/2000 StigmergyElection-PT-04b-CTLFireability-2024-02 5713137 m, 115744 m/sec, 16312478 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 553 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-10: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 45/617 32/2000 StigmergyElection-PT-04b-CTLFireability-2024-02 6427340 m, 142840 m/sec, 18153014 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 558 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-10: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 50/617 35/2000 StigmergyElection-PT-04b-CTLFireability-2024-02 7036300 m, 121792 m/sec, 19934018 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 563 secs. Pages in use: 120
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-10: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 55/617 38/2000 StigmergyElection-PT-04b-CTLFireability-2024-02 7591295 m, 110999 m/sec, 21697982 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 568 secs. Pages in use: 123
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-10: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 60/617 41/2000 StigmergyElection-PT-04b-CTLFireability-2024-02 8141148 m, 109970 m/sec, 23510604 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 573 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-10: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 65/617 44/2000 StigmergyElection-PT-04b-CTLFireability-2024-02 8741396 m, 120049 m/sec, 25335934 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 578 secs. Pages in use: 129
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-10: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 70/617 47/2000 StigmergyElection-PT-04b-CTLFireability-2024-02 9432861 m, 138293 m/sec, 27072951 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 583 secs. Pages in use: 132
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-10: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 75/617 49/2000 StigmergyElection-PT-04b-CTLFireability-2024-02 9979571 m, 109342 m/sec, 28802446 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 588 secs. Pages in use: 134
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-10: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 80/617 52/2000 StigmergyElection-PT-04b-CTLFireability-2024-02 10505127 m, 105111 m/sec, 30523035 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 593 secs. Pages in use: 137
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-10: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 85/617 54/2000 StigmergyElection-PT-04b-CTLFireability-2024-02 11029515 m, 104877 m/sec, 32318513 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 598 secs. Pages in use: 139
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-10: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 90/617 57/2000 StigmergyElection-PT-04b-CTLFireability-2024-02 11716587 m, 137414 m/sec, 34126062 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 603 secs. Pages in use: 142
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-10: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 95/617 60/2000 StigmergyElection-PT-04b-CTLFireability-2024-02 12302289 m, 117140 m/sec, 35915473 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 608 secs. Pages in use: 145
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-10: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 100/617 63/2000 StigmergyElection-PT-04b-CTLFireability-2024-02 12933863 m, 126314 m/sec, 37730727 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 613 secs. Pages in use: 148
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-10: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 105/617 66/2000 StigmergyElection-PT-04b-CTLFireability-2024-02 13638742 m, 140975 m/sec, 39456943 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 618 secs. Pages in use: 151
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-10: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 110/617 68/2000 StigmergyElection-PT-04b-CTLFireability-2024-02 14154873 m, 103226 m/sec, 41113656 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 623 secs. Pages in use: 153
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-10: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 115/617 71/2000 StigmergyElection-PT-04b-CTLFireability-2024-02 14722001 m, 113425 m/sec, 42857846 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 628 secs. Pages in use: 156
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-10: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 120/617 73/2000 StigmergyElection-PT-04b-CTLFireability-2024-02 15281673 m, 111934 m/sec, 44641747 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 633 secs. Pages in use: 158
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-10: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 125/617 76/2000 StigmergyElection-PT-04b-CTLFireability-2024-02 15996736 m, 143012 m/sec, 46273318 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 638 secs. Pages in use: 161
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-10: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 130/617 79/2000 StigmergyElection-PT-04b-CTLFireability-2024-02 16505074 m, 101667 m/sec, 47898451 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 643 secs. Pages in use: 164
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-10: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 135/617 81/2000 StigmergyElection-PT-04b-CTLFireability-2024-02 17041371 m, 107259 m/sec, 49539507 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 648 secs. Pages in use: 166
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-10: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 140/617 83/2000 StigmergyElection-PT-04b-CTLFireability-2024-02 17516860 m, 95097 m/sec, 51235289 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 653 secs. Pages in use: 168
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-10: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 145/617 86/2000 StigmergyElection-PT-04b-CTLFireability-2024-02 18298277 m, 156283 m/sec, 53039330 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 658 secs. Pages in use: 171
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-10: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 150/617 89/2000 StigmergyElection-PT-04b-CTLFireability-2024-02 18953790 m, 131102 m/sec, 54897818 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 663 secs. Pages in use: 174
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-10: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 155/617 92/2000 StigmergyElection-PT-04b-CTLFireability-2024-02 19515495 m, 112341 m/sec, 56708693 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 668 secs. Pages in use: 177
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-10: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 160/617 94/2000 StigmergyElection-PT-04b-CTLFireability-2024-02 20060046 m, 108910 m/sec, 58519433 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 673 secs. Pages in use: 179
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-10: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 165/617 98/2000 StigmergyElection-PT-04b-CTLFireability-2024-02 20782096 m, 144410 m/sec, 60353148 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 678 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-10: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 170/617 100/2000 StigmergyElection-PT-04b-CTLFireability-2024-02 21425624 m, 128705 m/sec, 62196463 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 683 secs. Pages in use: 185
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-10: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 175/617 103/2000 StigmergyElection-PT-04b-CTLFireability-2024-02 21969557 m, 108786 m/sec, 63976442 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 688 secs. Pages in use: 188
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-10: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 180/617 105/2000 StigmergyElection-PT-04b-CTLFireability-2024-02 22497285 m, 105545 m/sec, 65744398 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 693 secs. Pages in use: 190
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-10: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 185/617 108/2000 StigmergyElection-PT-04b-CTLFireability-2024-02 23190550 m, 138653 m/sec, 67552904 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 698 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-10: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 190/617 111/2000 StigmergyElection-PT-04b-CTLFireability-2024-02 23831521 m, 128194 m/sec, 69341233 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 703 secs. Pages in use: 196
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-10: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 195/617 113/2000 StigmergyElection-PT-04b-CTLFireability-2024-02 24364898 m, 106675 m/sec, 71083709 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 708 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-10: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 200/617 116/2000 StigmergyElection-PT-04b-CTLFireability-2024-02 24902116 m, 107443 m/sec, 72843024 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 713 secs. Pages in use: 201
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-10: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 205/617 119/2000 StigmergyElection-PT-04b-CTLFireability-2024-02 25534439 m, 126464 m/sec, 74641104 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 718 secs. Pages in use: 204
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-10: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 210/617 122/2000 StigmergyElection-PT-04b-CTLFireability-2024-02 26193505 m, 131813 m/sec, 76429721 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 723 secs. Pages in use: 207
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-10: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 215/617 125/2000 StigmergyElection-PT-04b-CTLFireability-2024-02 26836709 m, 128640 m/sec, 78242281 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 728 secs. Pages in use: 210
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-10: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 220/617 128/2000 StigmergyElection-PT-04b-CTLFireability-2024-02 27530005 m, 138659 m/sec, 80072928 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 733 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-10: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 225/617 131/2000 StigmergyElection-PT-04b-CTLFireability-2024-02 28195450 m, 133089 m/sec, 81862085 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 738 secs. Pages in use: 216
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-10: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 230/617 133/2000 StigmergyElection-PT-04b-CTLFireability-2024-02 28733394 m, 107588 m/sec, 83629718 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 743 secs. Pages in use: 218
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-10: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 235/617 135/2000 StigmergyElection-PT-04b-CTLFireability-2024-02 29264585 m, 106238 m/sec, 85403855 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 748 secs. Pages in use: 220
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-10: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 240/617 138/2000 StigmergyElection-PT-04b-CTLFireability-2024-02 29898301 m, 126743 m/sec, 87212677 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 753 secs. Pages in use: 223
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-10: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 245/617 141/2000 StigmergyElection-PT-04b-CTLFireability-2024-02 30485074 m, 117354 m/sec, 88966912 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 758 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-10: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 250/617 143/2000 StigmergyElection-PT-04b-CTLFireability-2024-02 31005835 m, 104152 m/sec, 90708494 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 763 secs. Pages in use: 228
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-10: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 255/617 145/2000 StigmergyElection-PT-04b-CTLFireability-2024-02 31519103 m, 102653 m/sec, 92419332 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 768 secs. Pages in use: 230
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-10: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 260/617 148/2000 StigmergyElection-PT-04b-CTLFireability-2024-02 32172645 m, 130708 m/sec, 94146881 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 773 secs. Pages in use: 233
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-10: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 265/617 151/2000 StigmergyElection-PT-04b-CTLFireability-2024-02 32696726 m, 104816 m/sec, 95829891 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 778 secs. Pages in use: 236
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-10: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 270/617 153/2000 StigmergyElection-PT-04b-CTLFireability-2024-02 33208045 m, 102263 m/sec, 97537097 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 783 secs. Pages in use: 238
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-10: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 275/617 155/2000 StigmergyElection-PT-04b-CTLFireability-2024-02 33754958 m, 109382 m/sec, 99248049 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 788 secs. Pages in use: 240
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-10: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 280/617 158/2000 StigmergyElection-PT-04b-CTLFireability-2024-02 34432052 m, 135418 m/sec, 100996374 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 793 secs. Pages in use: 243
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-10: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 285/617 161/2000 StigmergyElection-PT-04b-CTLFireability-2024-02 35072740 m, 128137 m/sec, 102802205 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 798 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-10: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 290/617 164/2000 StigmergyElection-PT-04b-CTLFireability-2024-02 35686739 m, 122799 m/sec, 104525475 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 803 secs. Pages in use: 249
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-10: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 295/617 167/2000 StigmergyElection-PT-04b-CTLFireability-2024-02 36329732 m, 128598 m/sec, 106194881 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 808 secs. Pages in use: 252
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-10: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 300/617 171/2000 StigmergyElection-PT-04b-CTLFireability-2024-02 37097557 m, 153565 m/sec, 108119974 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 813 secs. Pages in use: 256
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-10: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 305/617 176/2000 StigmergyElection-PT-04b-CTLFireability-2024-02 38033586 m, 187205 m/sec, 110068849 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 818 secs. Pages in use: 261
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-10: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 310/617 179/2000 StigmergyElection-PT-04b-CTLFireability-2024-02 38626788 m, 118640 m/sec, 112293332 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 823 secs. Pages in use: 264
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-10: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 315/617 181/2000 StigmergyElection-PT-04b-CTLFireability-2024-02 39157939 m, 106230 m/sec, 114518566 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 828 secs. Pages in use: 266
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-10: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 320/617 184/2000 StigmergyElection-PT-04b-CTLFireability-2024-02 39665355 m, 101483 m/sec, 116754180 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 833 secs. Pages in use: 269
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-10: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 325/617 187/2000 StigmergyElection-PT-04b-CTLFireability-2024-02 40153585 m, 97646 m/sec, 118955668 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 838 secs. Pages in use: 272
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-10: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 330/617 189/2000 StigmergyElection-PT-04b-CTLFireability-2024-02 40643315 m, 97946 m/sec, 121138437 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 843 secs. Pages in use: 274
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-10: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 335/617 192/2000 StigmergyElection-PT-04b-CTLFireability-2024-02 41133770 m, 98091 m/sec, 123286964 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 848 secs. Pages in use: 277
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-10: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 340/617 194/2000 StigmergyElection-PT-04b-CTLFireability-2024-02 41600361 m, 93318 m/sec, 125419840 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 853 secs. Pages in use: 279
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-10: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 345/617 197/2000 StigmergyElection-PT-04b-CTLFireability-2024-02 42095162 m, 98960 m/sec, 127496876 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 858 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-10: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 350/617 200/2000 StigmergyElection-PT-04b-CTLFireability-2024-02 42831299 m, 147227 m/sec, 129419391 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 863 secs. Pages in use: 285
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-10: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 355/617 204/2000 StigmergyElection-PT-04b-CTLFireability-2024-02 43458437 m, 125427 m/sec, 131377491 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 868 secs. Pages in use: 289
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-10: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 360/617 206/2000 StigmergyElection-PT-04b-CTLFireability-2024-02 44077591 m, 123830 m/sec, 133050532 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 873 secs. Pages in use: 291
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-10: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 365/617 209/2000 StigmergyElection-PT-04b-CTLFireability-2024-02 44635370 m, 111555 m/sec, 134928544 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 878 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-10: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 370/617 211/2000 StigmergyElection-PT-04b-CTLFireability-2024-02 45201732 m, 113272 m/sec, 136804616 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 883 secs. Pages in use: 296
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-10: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 375/617 215/2000 StigmergyElection-PT-04b-CTLFireability-2024-02 45960971 m, 151847 m/sec, 138407811 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 888 secs. Pages in use: 300
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-10: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 380/617 218/2000 StigmergyElection-PT-04b-CTLFireability-2024-02 46596875 m, 127180 m/sec, 140297313 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 893 secs. Pages in use: 303
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-10: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 385/617 220/2000 StigmergyElection-PT-04b-CTLFireability-2024-02 47039154 m, 88455 m/sec, 142377557 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 898 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-10: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 390/617 224/2000 StigmergyElection-PT-04b-CTLFireability-2024-02 47667903 m, 125749 m/sec, 144098574 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 903 secs. Pages in use: 309
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-10: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 395/617 226/2000 StigmergyElection-PT-04b-CTLFireability-2024-02 48251257 m, 116670 m/sec, 145806704 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 908 secs. Pages in use: 311
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-10: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 400/617 228/2000 StigmergyElection-PT-04b-CTLFireability-2024-02 48673341 m, 84416 m/sec, 147777556 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 913 secs. Pages in use: 313
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-10: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 405/617 231/2000 StigmergyElection-PT-04b-CTLFireability-2024-02 49157809 m, 96893 m/sec, 149772907 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 918 secs. Pages in use: 316
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-10: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 410/617 233/2000 StigmergyElection-PT-04b-CTLFireability-2024-02 49605218 m, 89481 m/sec, 151729463 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 923 secs. Pages in use: 318
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-10: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 415/617 236/2000 StigmergyElection-PT-04b-CTLFireability-2024-02 50075252 m, 94006 m/sec, 153752599 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 928 secs. Pages in use: 321
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-10: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 420/617 238/2000 StigmergyElection-PT-04b-CTLFireability-2024-02 50556333 m, 96216 m/sec, 155714726 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 933 secs. Pages in use: 323
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-10: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 425/617 240/2000 StigmergyElection-PT-04b-CTLFireability-2024-02 50968717 m, 82476 m/sec, 157584935 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 938 secs. Pages in use: 325
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-10: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 430/617 243/2000 StigmergyElection-PT-04b-CTLFireability-2024-02 51455599 m, 97376 m/sec, 159634864 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 943 secs. Pages in use: 328
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-10: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 435/617 245/2000 StigmergyElection-PT-04b-CTLFireability-2024-02 51934241 m, 95728 m/sec, 161517475 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 948 secs. Pages in use: 330
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-10: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 440/617 247/2000 StigmergyElection-PT-04b-CTLFireability-2024-02 52363554 m, 85862 m/sec, 163285036 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 953 secs. Pages in use: 332
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-10: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 445/617 249/2000 StigmergyElection-PT-04b-CTLFireability-2024-02 52771265 m, 81542 m/sec, 164948248 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 958 secs. Pages in use: 334
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-10: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 450/617 250/2000 StigmergyElection-PT-04b-CTLFireability-2024-02 53151971 m, 76141 m/sec, 166470011 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 963 secs. Pages in use: 335
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-10: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 455/617 252/2000 StigmergyElection-PT-04b-CTLFireability-2024-02 53529339 m, 75473 m/sec, 168048916 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 968 secs. Pages in use: 337
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-10: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 460/617 254/2000 StigmergyElection-PT-04b-CTLFireability-2024-02 53918826 m, 77897 m/sec, 169603668 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 973 secs. Pages in use: 339
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-10: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 465/617 256/2000 StigmergyElection-PT-04b-CTLFireability-2024-02 54348734 m, 85981 m/sec, 171427584 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 978 secs. Pages in use: 341
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-10: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 470/617 258/2000 StigmergyElection-PT-04b-CTLFireability-2024-02 54745545 m, 79362 m/sec, 173125114 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 983 secs. Pages in use: 343
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-10: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 475/617 259/2000 StigmergyElection-PT-04b-CTLFireability-2024-02 55144139 m, 79718 m/sec, 174980905 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 988 secs. Pages in use: 344
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-10: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 480/617 261/2000 StigmergyElection-PT-04b-CTLFireability-2024-02 55521474 m, 75467 m/sec, 176708260 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 993 secs. Pages in use: 346
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-10: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 485/617 263/2000 StigmergyElection-PT-04b-CTLFireability-2024-02 55911593 m, 78023 m/sec, 178525435 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 998 secs. Pages in use: 348
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-10: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 490/617 265/2000 StigmergyElection-PT-04b-CTLFireability-2024-02 56331898 m, 84061 m/sec, 180212913 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1003 secs. Pages in use: 350
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-10: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 495/617 267/2000 StigmergyElection-PT-04b-CTLFireability-2024-02 56686576 m, 70935 m/sec, 181976781 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1008 secs. Pages in use: 352
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-10: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 500/617 269/2000 StigmergyElection-PT-04b-CTLFireability-2024-02 57138003 m, 90285 m/sec, 183882637 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1013 secs. Pages in use: 354
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-10: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 505/617 271/2000 StigmergyElection-PT-04b-CTLFireability-2024-02 57636406 m, 99680 m/sec, 185875820 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1018 secs. Pages in use: 356
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-10: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 510/617 273/2000 StigmergyElection-PT-04b-CTLFireability-2024-02 58100018 m, 92722 m/sec, 187673189 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1023 secs. Pages in use: 358
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-10: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 515/617 276/2000 StigmergyElection-PT-04b-CTLFireability-2024-02 58604408 m, 100878 m/sec, 189363504 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1028 secs. Pages in use: 361
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-10: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 520/617 278/2000 StigmergyElection-PT-04b-CTLFireability-2024-02 59105075 m, 100133 m/sec, 190900672 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1033 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-10: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 525/617 280/2000 StigmergyElection-PT-04b-CTLFireability-2024-02 59517826 m, 82550 m/sec, 192477153 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1038 secs. Pages in use: 365
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-10: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 530/617 282/2000 StigmergyElection-PT-04b-CTLFireability-2024-02 59948981 m, 86231 m/sec, 193865293 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1043 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-10: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 535/617 283/2000 StigmergyElection-PT-04b-CTLFireability-2024-02 60324754 m, 75154 m/sec, 195321094 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1048 secs. Pages in use: 368
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-10: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 540/617 285/2000 StigmergyElection-PT-04b-CTLFireability-2024-02 60781134 m, 91276 m/sec, 196865699 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1053 secs. Pages in use: 370
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-10: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 545/617 287/2000 StigmergyElection-PT-04b-CTLFireability-2024-02 61180690 m, 79911 m/sec, 198517337 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1058 secs. Pages in use: 372
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-10: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 550/617 289/2000 StigmergyElection-PT-04b-CTLFireability-2024-02 61544774 m, 72816 m/sec, 199910178 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1063 secs. Pages in use: 374
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-10: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 555/617 290/2000 StigmergyElection-PT-04b-CTLFireability-2024-02 61901585 m, 71362 m/sec, 201311605 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1068 secs. Pages in use: 375
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-10: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 560/617 292/2000 StigmergyElection-PT-04b-CTLFireability-2024-02 62220154 m, 63713 m/sec, 202557401 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1073 secs. Pages in use: 377
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-10: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 565/617 293/2000 StigmergyElection-PT-04b-CTLFireability-2024-02 62520175 m, 60004 m/sec, 203839632 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1078 secs. Pages in use: 378
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-10: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 570/617 294/2000 StigmergyElection-PT-04b-CTLFireability-2024-02 62823483 m, 60661 m/sec, 204994623 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1083 secs. Pages in use: 379
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-10: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 575/617 296/2000 StigmergyElection-PT-04b-CTLFireability-2024-02 63179879 m, 71279 m/sec, 206377328 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1088 secs. Pages in use: 381
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-10: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 580/617 299/2000 StigmergyElection-PT-04b-CTLFireability-2024-02 63777934 m, 119611 m/sec, 207960720 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1093 secs. Pages in use: 384
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-10: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 585/617 302/2000 StigmergyElection-PT-04b-CTLFireability-2024-02 64416916 m, 127796 m/sec, 209658901 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1098 secs. Pages in use: 387
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-10: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 590/617 305/2000 StigmergyElection-PT-04b-CTLFireability-2024-02 64958733 m, 108363 m/sec, 211595845 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1103 secs. Pages in use: 390
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-10: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 595/617 307/2000 StigmergyElection-PT-04b-CTLFireability-2024-02 65419715 m, 92196 m/sec, 213404823 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1108 secs. Pages in use: 392
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-10: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 600/617 309/2000 StigmergyElection-PT-04b-CTLFireability-2024-02 65853254 m, 86707 m/sec, 215209261 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1113 secs. Pages in use: 394
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-10: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 605/617 311/2000 StigmergyElection-PT-04b-CTLFireability-2024-02 66257037 m, 80756 m/sec, 217052060 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1118 secs. Pages in use: 396
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-10: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 610/617 314/2000 StigmergyElection-PT-04b-CTLFireability-2024-02 66832898 m, 115172 m/sec, 218697359 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1123 secs. Pages in use: 399
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-10: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 615/617 317/2000 StigmergyElection-PT-04b-CTLFireability-2024-02 67424514 m, 118323 m/sec, 220317337 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1128 secs. Pages in use: 402
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 7 (type EXCL) for StigmergyElection-PT-04b-CTLFireability-2024-02 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-02: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-10: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1133 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 1 (type EXCL) for 0 StigmergyElection-PT-04b-CTLFireability-2024-00
[[35mlola[0m][I] time limit : 616 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 7 (type EXCL) for 6 StigmergyElection-PT-04b-CTLFireability-2024-02
[[35mlola[0m][I] time limit : 2467 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 1 (type EXCL) for StigmergyElection-PT-04b-CTLFireability-2024-00
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 222
[[35mlola[0m][I] fired transitions : 581
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-10: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 5/616 4/5 StigmergyElection-PT-04b-CTLFireability-2024-02 804101 m, -13324082 m/sec, 2046647 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1138 secs. Pages in use: 412
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 7 (type EXCL) for StigmergyElection-PT-04b-CTLFireability-2024-02 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-04: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-04b-CTLFireability-2024-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-04b-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2024-10: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-04b-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1143 secs. Pages in use: 414
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 64 (type EXCL) for 38 StigmergyElection-PT-04b-CTLFireability-2024-10
[[35mlola[0m][I] time limit : 819 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 64 (type EXCL) for StigmergyElection-PT-04b-CTLFireability-2024-10
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 82
[[35mlola[0m][I] fired transitions : 95
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 48 (type EXCL) for 47 StigmergyElection-PT-04b-CTLFireability-2023-13
[[35mlola[0m][I] time limit : 1228 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 48 (type EXCL) for StigmergyElection-PT-04b-CTLFireability-2023-13
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 9916
[[35mlola[0m][I] fired transitions : 60826
[[35mlola[0m][I] time used : 1
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 45 (type EXCL) for 44 StigmergyElection-PT-04b-CTLFireability-2023-12
[[35mlola[0m][I] time limit : 2456 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 45 (type EXCL) for StigmergyElection-PT-04b-CTLFireability-2023-12
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 4
[[35mlola[0m][I] fired transitions : 4
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] Portfolio finished: no open tasks 16
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="StigmergyElection-PT-04b"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is StigmergyElection-PT-04b, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r401-tall-171690534100290"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/StigmergyElection-PT-04b.tgz
mv StigmergyElection-PT-04b execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;