About the Execution of LoLA for StigmergyElection-PT-03b
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 2746.520 | 184710.00 | 186324.00 | 733.00 | FFFFTTTFFFFFFTTT | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r401-tall-171690534000275.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is StigmergyElection-PT-03b, examination is LTLCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r401-tall-171690534000275
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 528K
-rw-r--r-- 1 mcc users 7.6K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 82K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.0K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 45K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 3.4K Apr 23 07:59 LTLCardinality.txt
-rw-r--r-- 1 mcc users 23K Apr 23 07:59 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.4K Apr 23 07:59 LTLFireability.txt
-rw-r--r-- 1 mcc users 18K Apr 23 07:59 LTLFireability.xml
-rw-r--r-- 1 mcc users 11K Apr 11 18:44 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 108K Apr 11 18:44 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 7.3K Apr 11 18:44 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 58K Apr 11 18:44 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.7K Apr 23 07:59 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.8K Apr 23 07:59 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:43 equiv_col
-rw-r--r-- 1 mcc users 4 May 18 16:43 instance
-rw-r--r-- 1 mcc users 6 May 18 16:43 iscolored
-rw-r--r-- 1 mcc users 117K May 18 16:43 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME StigmergyElection-PT-03b-LTLCardinality-00
FORMULA_NAME StigmergyElection-PT-03b-LTLCardinality-01
FORMULA_NAME StigmergyElection-PT-03b-LTLCardinality-02
FORMULA_NAME StigmergyElection-PT-03b-LTLCardinality-03
FORMULA_NAME StigmergyElection-PT-03b-LTLCardinality-04
FORMULA_NAME StigmergyElection-PT-03b-LTLCardinality-05
FORMULA_NAME StigmergyElection-PT-03b-LTLCardinality-06
FORMULA_NAME StigmergyElection-PT-03b-LTLCardinality-07
FORMULA_NAME StigmergyElection-PT-03b-LTLCardinality-08
FORMULA_NAME StigmergyElection-PT-03b-LTLCardinality-09
FORMULA_NAME StigmergyElection-PT-03b-LTLCardinality-10
FORMULA_NAME StigmergyElection-PT-03b-LTLCardinality-11
FORMULA_NAME StigmergyElection-PT-03b-LTLCardinality-12
FORMULA_NAME StigmergyElection-PT-03b-LTLCardinality-13
FORMULA_NAME StigmergyElection-PT-03b-LTLCardinality-14
FORMULA_NAME StigmergyElection-PT-03b-LTLCardinality-15
=== Now, execution of the tool begins
BK_START 1717110999178
FORMULA StigmergyElection-PT-03b-LTLCardinality-03 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA StigmergyElection-PT-03b-LTLCardinality-06 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA StigmergyElection-PT-03b-LTLCardinality-12 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA StigmergyElection-PT-03b-LTLCardinality-04 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA StigmergyElection-PT-03b-LTLCardinality-00 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA StigmergyElection-PT-03b-LTLCardinality-05 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA StigmergyElection-PT-03b-LTLCardinality-02 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA StigmergyElection-PT-03b-LTLCardinality-15 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA StigmergyElection-PT-03b-LTLCardinality-14 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA StigmergyElection-PT-03b-LTLCardinality-13 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA StigmergyElection-PT-03b-LTLCardinality-11 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA StigmergyElection-PT-03b-LTLCardinality-10 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA StigmergyElection-PT-03b-LTLCardinality-09 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA StigmergyElection-PT-03b-LTLCardinality-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA StigmergyElection-PT-03b-LTLCardinality-07 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA StigmergyElection-PT-03b-LTLCardinality-01 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
[[35mlola[0m] [1mFINAL RESULTS[0m
[[35mlola[0m] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m] [1m[31mStigmergyElection-PT-03b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m] [1m[31mStigmergyElection-PT-03b-LTLCardinality-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m] [1m[31mStigmergyElection-PT-03b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m] [1m[31mStigmergyElection-PT-03b-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m] [1m[32mStigmergyElection-PT-03b-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m] [1m[32mStigmergyElection-PT-03b-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m] [1m[32mStigmergyElection-PT-03b-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m] [1m[31mStigmergyElection-PT-03b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m] [1m[31mStigmergyElection-PT-03b-LTLCardinality-08: LTL/CTL false LTL model checker[0m
[[35mlola[0m] [1m[31mStigmergyElection-PT-03b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m] [1m[31mStigmergyElection-PT-03b-LTLCardinality-10: CONJ false LTL model checker[0m
[[35mlola[0m] [1m[31mStigmergyElection-PT-03b-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m] [1m[31mStigmergyElection-PT-03b-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m] [1m[32mStigmergyElection-PT-03b-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m] [1m[32mStigmergyElection-PT-03b-LTLCardinality-14: LTL/CTL true LTL model checker[0m
[[35mlola[0m] [1m[32mStigmergyElection-PT-03b-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m]
[[35mlola[0m] Time elapsed: 184 secs. Pages in use: 126
BK_STOP 1717111183888
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLCardinality.xml[0m
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] LAUNCH task # 10 (type CNST) for 9 StigmergyElection-PT-03b-LTLCardinality-03
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 10 (type CNST) for StigmergyElection-PT-03b-LTLCardinality-03
[[35mlola[0m][I] result : false
[[35mlola[0m][I] LAUNCH task # 19 (type CNST) for 18 StigmergyElection-PT-03b-LTLCardinality-06
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 19 (type CNST) for StigmergyElection-PT-03b-LTLCardinality-06
[[35mlola[0m][I] result : true
[[35mlola[0m][I] LAUNCH task # 49 (type EXCL) for 44 StigmergyElection-PT-03b-LTLCardinality-12
[[35mlola[0m][I] time limit : 149 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 49 (type EXCL) for StigmergyElection-PT-03b-LTLCardinality-12
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 673
[[35mlola[0m][I] fired transitions : 1442
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[*** LOG ERROR #0001 ***] [2024-05-30 23:16:45] [status_logger] string pointer is null
[[35mlola[0m][I] LAUNCH task # 1 (type EXCL) for 0 StigmergyElection-PT-03b-LTLCardinality-00
[[35mlola[0m][I] time limit : 199 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 13 (type CNST) for 12 StigmergyElection-PT-03b-LTLCardinality-04
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 13 (type CNST) for StigmergyElection-PT-03b-LTLCardinality-04
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 1 (type EXCL) for StigmergyElection-PT-03b-LTLCardinality-00
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 7
[[35mlola[0m][I] fired transitions : 7
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 16 (type EXCL) for 15 StigmergyElection-PT-03b-LTLCardinality-05
[[35mlola[0m][I] time limit : 224 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 16 (type EXCL) for StigmergyElection-PT-03b-LTLCardinality-05
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 7 (type EXCL) for 6 StigmergyElection-PT-03b-LTLCardinality-02
[[35mlola[0m][I] time limit : 239 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 7 (type EXCL) for StigmergyElection-PT-03b-LTLCardinality-02
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 12292
[[35mlola[0m][I] fired transitions : 37482
[[35mlola[0m][I] time used : 1
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 58 (type EXCL) for 57 StigmergyElection-PT-03b-LTLCardinality-15
[[35mlola[0m][I] time limit : 326 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-03b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-03b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-03b-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-03b-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-03b-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-03b-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-03b-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-10: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 4/326 6/2000 StigmergyElection-PT-03b-LTLCardinality-15 750379 m, 150075 m/sec, 2613361 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 11 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-03b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-03b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-03b-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-03b-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-03b-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-03b-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-03b-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-10: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 9/326 11/2000 StigmergyElection-PT-03b-LTLCardinality-15 1404060 m, 130736 m/sec, 5080293 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 16 secs. Pages in use: 11
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-03b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-03b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-03b-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-03b-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-03b-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-03b-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-03b-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-10: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 14/326 15/2000 StigmergyElection-PT-03b-LTLCardinality-15 2014435 m, 122075 m/sec, 7418050 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 21 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-03b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-03b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-03b-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-03b-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-03b-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-03b-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-03b-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-10: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 19/326 19/2000 StigmergyElection-PT-03b-LTLCardinality-15 2565050 m, 110123 m/sec, 9635787 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 26 secs. Pages in use: 19
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-03b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-03b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-03b-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-03b-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-03b-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-03b-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-03b-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-10: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 24/326 22/2000 StigmergyElection-PT-03b-LTLCardinality-15 3127789 m, 112547 m/sec, 11865741 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 31 secs. Pages in use: 22
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-03b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-03b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-03b-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-03b-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-03b-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-03b-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-03b-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-10: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 29/326 26/2000 StigmergyElection-PT-03b-LTLCardinality-15 3690742 m, 112590 m/sec, 14015923 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 36 secs. Pages in use: 26
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-03b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-03b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-03b-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-03b-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-03b-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-03b-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-03b-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-10: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 34/326 30/2000 StigmergyElection-PT-03b-LTLCardinality-15 4187171 m, 99285 m/sec, 15938852 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 41 secs. Pages in use: 30
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-03b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-03b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-03b-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-03b-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-03b-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-03b-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-03b-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-10: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 39/326 33/2000 StigmergyElection-PT-03b-LTLCardinality-15 4703742 m, 103314 m/sec, 17948097 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 46 secs. Pages in use: 33
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-03b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-03b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-03b-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-03b-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-03b-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-03b-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-03b-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-10: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 44/326 37/2000 StigmergyElection-PT-03b-LTLCardinality-15 5246727 m, 108597 m/sec, 20057253 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 51 secs. Pages in use: 37
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-03b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-03b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-03b-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-03b-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-03b-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-03b-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-03b-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-10: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 49/326 40/2000 StigmergyElection-PT-03b-LTLCardinality-15 5743491 m, 99352 m/sec, 22035376 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 56 secs. Pages in use: 40
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-03b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-03b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-03b-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-03b-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-03b-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-03b-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-03b-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-10: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 54/326 43/2000 StigmergyElection-PT-03b-LTLCardinality-15 6175731 m, 86448 m/sec, 23674688 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 61 secs. Pages in use: 43
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-03b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-03b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-03b-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-03b-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-03b-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-03b-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-03b-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-10: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 59/326 46/2000 StigmergyElection-PT-03b-LTLCardinality-15 6599339 m, 84721 m/sec, 25308548 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 66 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-03b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-03b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-03b-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-03b-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-03b-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-03b-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-03b-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-10: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 64/326 50/2000 StigmergyElection-PT-03b-LTLCardinality-15 7129571 m, 106046 m/sec, 27301065 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 71 secs. Pages in use: 50
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-03b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-03b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-03b-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-03b-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-03b-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-03b-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-03b-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-10: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 69/326 53/2000 StigmergyElection-PT-03b-LTLCardinality-15 7631336 m, 100353 m/sec, 29310276 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 76 secs. Pages in use: 53
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-03b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-03b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-03b-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-03b-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-03b-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-03b-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-03b-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-10: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 74/326 58/2000 StigmergyElection-PT-03b-LTLCardinality-15 8216104 m, 116953 m/sec, 31600739 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 81 secs. Pages in use: 58
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-03b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-03b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-03b-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-03b-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-03b-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-03b-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-03b-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-10: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 79/326 61/2000 StigmergyElection-PT-03b-LTLCardinality-15 8734281 m, 103635 m/sec, 33679682 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 86 secs. Pages in use: 61
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-03b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-03b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-03b-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-03b-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-03b-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-03b-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-03b-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-10: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 84/326 65/2000 StigmergyElection-PT-03b-LTLCardinality-15 9263296 m, 105803 m/sec, 35776826 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 91 secs. Pages in use: 65
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-03b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-03b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-03b-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-03b-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-03b-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-03b-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-03b-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-10: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 89/326 68/2000 StigmergyElection-PT-03b-LTLCardinality-15 9709625 m, 89265 m/sec, 37596476 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 96 secs. Pages in use: 68
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-03b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-03b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-03b-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-03b-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-03b-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-03b-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-03b-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-10: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 94/326 71/2000 StigmergyElection-PT-03b-LTLCardinality-15 10159624 m, 89999 m/sec, 39393247 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 101 secs. Pages in use: 71
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-03b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-03b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-03b-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-03b-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-03b-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-03b-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-03b-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-10: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 99/326 74/2000 StigmergyElection-PT-03b-LTLCardinality-15 10547372 m, 77549 m/sec, 41036620 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 106 secs. Pages in use: 74
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-03b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-03b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-03b-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-03b-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-03b-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-03b-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-03b-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-10: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 104/326 77/2000 StigmergyElection-PT-03b-LTLCardinality-15 11006312 m, 91788 m/sec, 42796079 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 111 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-03b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-03b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-03b-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-03b-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-03b-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-03b-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-03b-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-10: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 109/326 81/2000 StigmergyElection-PT-03b-LTLCardinality-15 11513313 m, 101400 m/sec, 44750704 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 116 secs. Pages in use: 81
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-03b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-03b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-03b-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-03b-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-03b-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-03b-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-03b-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-10: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 114/326 84/2000 StigmergyElection-PT-03b-LTLCardinality-15 11960134 m, 89364 m/sec, 46586738 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 121 secs. Pages in use: 84
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-03b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-03b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-03b-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-03b-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-03b-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-03b-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-03b-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-10: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 119/326 87/2000 StigmergyElection-PT-03b-LTLCardinality-15 12421617 m, 92296 m/sec, 48498803 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 126 secs. Pages in use: 87
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-03b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-03b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-03b-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-03b-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-03b-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-03b-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-03b-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-10: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 124/326 90/2000 StigmergyElection-PT-03b-LTLCardinality-15 12843388 m, 84354 m/sec, 50265190 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 131 secs. Pages in use: 90
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-03b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-03b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-03b-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-03b-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-03b-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-03b-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-03b-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-10: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 129/326 93/2000 StigmergyElection-PT-03b-LTLCardinality-15 13335497 m, 98421 m/sec, 52292449 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 136 secs. Pages in use: 93
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-03b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-03b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-03b-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-03b-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-03b-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-03b-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-03b-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-10: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 134/326 97/2000 StigmergyElection-PT-03b-LTLCardinality-15 13867286 m, 106357 m/sec, 54540553 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 141 secs. Pages in use: 97
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-03b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-03b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-03b-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-03b-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-03b-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-03b-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-03b-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-10: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 139/326 101/2000 StigmergyElection-PT-03b-LTLCardinality-15 14400846 m, 106712 m/sec, 56875735 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 146 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-03b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-03b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-03b-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-03b-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-03b-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-03b-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-03b-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-10: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 144/326 104/2000 StigmergyElection-PT-03b-LTLCardinality-15 14825161 m, 84863 m/sec, 58487763 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 151 secs. Pages in use: 104
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-03b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-03b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-03b-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-03b-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-03b-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-03b-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-03b-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-10: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 149/326 107/2000 StigmergyElection-PT-03b-LTLCardinality-15 15246365 m, 84240 m/sec, 60132335 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 156 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-03b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-03b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-03b-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-03b-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-03b-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-03b-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-03b-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-10: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 154/326 109/2000 StigmergyElection-PT-03b-LTLCardinality-15 15584146 m, 67556 m/sec, 61363233 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 161 secs. Pages in use: 109
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-03b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-03b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-03b-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-03b-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-03b-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-03b-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-03b-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-10: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 159/326 112/2000 StigmergyElection-PT-03b-LTLCardinality-15 15963311 m, 75833 m/sec, 62847041 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 166 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-03b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-03b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-03b-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-03b-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-03b-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-03b-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-03b-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-10: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 164/326 115/2000 StigmergyElection-PT-03b-LTLCardinality-15 16383202 m, 83978 m/sec, 64508660 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 171 secs. Pages in use: 115
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-03b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-03b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-03b-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-03b-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-03b-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-03b-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-03b-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-10: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 169/326 118/2000 StigmergyElection-PT-03b-LTLCardinality-15 16909542 m, 105268 m/sec, 66471842 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 176 secs. Pages in use: 118
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-03b-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-03b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-03b-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-03b-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-03b-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyElection-PT-03b-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyElection-PT-03b-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-10: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyElection-PT-03b-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 174/326 123/2000 StigmergyElection-PT-03b-LTLCardinality-15 17499296 m, 117950 m/sec, 68855106 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 181 secs. Pages in use: 123
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 58 (type EXCL) for StigmergyElection-PT-03b-LTLCardinality-15
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 17866352
[[35mlola[0m][I] fired transitions : 70291634
[[35mlola[0m][I] time used : 177
[[35mlola[0m][I] memory pages used : 126
[[35mlola[0m][I] LAUNCH task # 55 (type EXCL) for 54 StigmergyElection-PT-03b-LTLCardinality-14
[[35mlola[0m][I] time limit : 341 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 55 (type EXCL) for StigmergyElection-PT-03b-LTLCardinality-14
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 2
[[35mlola[0m][I] fired transitions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 52 (type EXCL) for 51 StigmergyElection-PT-03b-LTLCardinality-13
[[35mlola[0m][I] time limit : 379 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 52 (type EXCL) for StigmergyElection-PT-03b-LTLCardinality-13
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 42 (type EXCL) for 41 StigmergyElection-PT-03b-LTLCardinality-11
[[35mlola[0m][I] time limit : 427 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 42 (type EXCL) for StigmergyElection-PT-03b-LTLCardinality-11
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 10103
[[35mlola[0m][I] fired transitions : 31295
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 39 (type EXCL) for 30 StigmergyElection-PT-03b-LTLCardinality-10
[[35mlola[0m][I] time limit : 488 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 39 (type EXCL) for StigmergyElection-PT-03b-LTLCardinality-10
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 142
[[35mlola[0m][I] fired transitions : 142
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 28 (type EXCL) for 27 StigmergyElection-PT-03b-LTLCardinality-09
[[35mlola[0m][I] time limit : 854 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 28 (type EXCL) for StigmergyElection-PT-03b-LTLCardinality-09
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 142
[[35mlola[0m][I] fired transitions : 142
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 25 (type EXCL) for 24 StigmergyElection-PT-03b-LTLCardinality-08
[[35mlola[0m][I] time limit : 1138 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 25 (type EXCL) for StigmergyElection-PT-03b-LTLCardinality-08
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 142
[[35mlola[0m][I] fired transitions : 142
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 22 (type EXCL) for 21 StigmergyElection-PT-03b-LTLCardinality-07
[[35mlola[0m][I] time limit : 1708 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 22 (type EXCL) for StigmergyElection-PT-03b-LTLCardinality-07
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 143
[[35mlola[0m][I] fired transitions : 143
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 4 (type EXCL) for 3 StigmergyElection-PT-03b-LTLCardinality-01
[[35mlola[0m][I] time limit : 3416 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 4 (type EXCL) for StigmergyElection-PT-03b-LTLCardinality-01
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 142
[[35mlola[0m][I] fired transitions : 142
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] Portfolio finished: no open formulas
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="StigmergyElection-PT-03b"
export BK_EXAMINATION="LTLCardinality"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is StigmergyElection-PT-03b, examination is LTLCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r401-tall-171690534000275"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/StigmergyElection-PT-03b.tgz
mv StigmergyElection-PT-03b execution
cd execution
if [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "UpperBounds" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] || [ "LTLCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;