About the Execution of LoLA for StigmergyCommit-PT-10a
Execution Summary | |||||
Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
16204.728 | 2496000.00 | 2645134.00 | 7234.80 | T?FFFF??F???F??F | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r401-tall-171690533900220.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
...........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is StigmergyCommit-PT-10a, examination is LTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r401-tall-171690533900220
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 155M
-rw-r--r-- 1 mcc users 5.9K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 56K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 6.3K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 56K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 3.8K May 19 07:17 LTLCardinality.txt
-rw-r--r-- 1 mcc users 29K May 19 16:42 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.2K May 19 07:34 LTLFireability.txt
-rw-r--r-- 1 mcc users 18K May 19 19:24 LTLFireability.xml
-rw-r--r-- 1 mcc users 14K Apr 11 17:58 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 157K Apr 11 17:58 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 8.2K Apr 11 17:53 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 64K Apr 11 17:53 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.7K Apr 23 07:59 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.7K Apr 23 07:59 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:43 equiv_col
-rw-r--r-- 1 mcc users 4 May 18 16:43 instance
-rw-r--r-- 1 mcc users 6 May 18 16:43 iscolored
-rw-r--r-- 1 mcc users 155M May 18 16:43 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME StigmergyCommit-PT-10a-LTLFireability-00
FORMULA_NAME StigmergyCommit-PT-10a-LTLFireability-01
FORMULA_NAME StigmergyCommit-PT-10a-LTLFireability-02
FORMULA_NAME StigmergyCommit-PT-10a-LTLFireability-03
FORMULA_NAME StigmergyCommit-PT-10a-LTLFireability-04
FORMULA_NAME StigmergyCommit-PT-10a-LTLFireability-05
FORMULA_NAME StigmergyCommit-PT-10a-LTLFireability-06
FORMULA_NAME StigmergyCommit-PT-10a-LTLFireability-07
FORMULA_NAME StigmergyCommit-PT-10a-LTLFireability-08
FORMULA_NAME StigmergyCommit-PT-10a-LTLFireability-09
FORMULA_NAME StigmergyCommit-PT-10a-LTLFireability-10
FORMULA_NAME StigmergyCommit-PT-10a-LTLFireability-11
FORMULA_NAME StigmergyCommit-PT-10a-LTLFireability-12
FORMULA_NAME StigmergyCommit-PT-10a-LTLFireability-13
FORMULA_NAME StigmergyCommit-PT-10a-LTLFireability-14
FORMULA_NAME StigmergyCommit-PT-10a-LTLFireability-15
=== Now, execution of the tool begins
BK_START 1717106498003
FORMULA StigmergyCommit-PT-10a-LTLFireability-04 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA StigmergyCommit-PT-10a-LTLFireability-00 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA StigmergyCommit-PT-10a-LTLFireability-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA StigmergyCommit-PT-10a-LTLFireability-05 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA StigmergyCommit-PT-10a-LTLFireability-02 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA StigmergyCommit-PT-10a-LTLFireability-12 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA StigmergyCommit-PT-10a-LTLFireability-03 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA StigmergyCommit-PT-10a-LTLFireability-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1717108994003
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLFireability.xml[0m
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-00: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-02: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-05: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-08: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-15: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 20 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-00: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-02: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-05: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-08: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-15: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 25 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-00: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-02: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-05: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-08: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-15: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 30 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-00: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-02: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-05: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-08: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-15: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 35 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-00: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-02: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-05: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-08: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-15: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 40 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-00: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-02: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-05: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-08: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-15: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 45 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-00: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-02: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-05: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-08: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-15: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 50 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-00: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-02: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-05: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-08: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-15: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 55 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-00: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-02: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-05: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-08: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-15: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 60 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-00: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-02: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-05: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-08: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-15: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 65 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-00: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-02: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-05: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-08: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-15: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 70 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-00: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-02: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-05: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-08: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-15: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 75 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-00: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-02: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-05: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-08: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-15: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 80 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-00: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-02: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-05: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-08: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-15: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 85 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-00: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-02: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-05: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-08: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-15: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 90 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-00: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-02: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-05: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-08: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-15: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 95 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-00: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-05: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-08: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-15: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 100 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-00: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-02: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-05: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-08: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-15: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 105 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-00: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-02: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-05: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-08: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-15: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 110 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-00: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-02: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-05: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-08: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-15: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 115 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-00: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-02: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-05: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-08: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-15: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 120 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-00: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-02: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-05: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-08: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-15: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 125 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-00: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-02: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-05: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-08: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-15: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 130 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-00: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-02: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-05: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-08: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-15: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 135 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 17 (type EXCL) for 16 StigmergyCommit-PT-10a-LTLFireability-04
[[35mlola[0m][I] time limit : 123 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 72 (type EQUN) for 0 StigmergyCommit-PT-10a-LTLFireability-00
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 17 (type EXCL) for StigmergyCommit-PT-10a-LTLFireability-04
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 13
[[35mlola[0m][I] fired transitions : 14
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 69 (type EXCL) for 0 StigmergyCommit-PT-10a-LTLFireability-00
[[35mlola[0m][I] time limit : 128 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 69 (type EXCL) for StigmergyCommit-PT-10a-LTLFireability-00
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 72 (type EQUN) for StigmergyCommit-PT-10a-LTLFireability-00 (obsolete)
[[35mlola[0m][I] LAUNCH task # 64 (type EXCL) for 61 StigmergyCommit-PT-10a-LTLFireability-15
[[35mlola[0m][I] time limit : 133 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 64 (type EXCL) for StigmergyCommit-PT-10a-LTLFireability-15
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 1041
[[35mlola[0m][I] fired transitions : 5150
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 22 (type EXCL) for 19 StigmergyCommit-PT-10a-LTLFireability-05
[[35mlola[0m][I] time limit : 157 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 22 (type EXCL) for StigmergyCommit-PT-10a-LTLFireability-05
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 21
[[35mlola[0m][I] fired transitions : 23
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 9 (type EXCL) for 6 StigmergyCommit-PT-10a-LTLFireability-02
[[35mlola[0m][I] time limit : 182 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 9 (type EXCL) for StigmergyCommit-PT-10a-LTLFireability-02
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 21
[[35mlola[0m][I] fired transitions : 23
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 53 (type EXCL) for 48 StigmergyCommit-PT-10a-LTLFireability-12
[[35mlola[0m][I] time limit : 203 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 53 (type EXCL) for StigmergyCommit-PT-10a-LTLFireability-12
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 2059
[[35mlola[0m][I] fired transitions : 15363
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] FINISHED task # 72 (type EQUN) for StigmergyCommit-PT-10a-LTLFireability-00
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-08: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 140 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 14 (type EXCL) for 13 StigmergyCommit-PT-10a-LTLFireability-03
[[35mlola[0m][I] time limit : 288 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 14 (type EXCL) for StigmergyCommit-PT-10a-LTLFireability-03
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 97
[[35mlola[0m][I] fired transitions : 100
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 59 (type EXCL) for 58 StigmergyCommit-PT-10a-LTLFireability-14
[[35mlola[0m][I] time limit : 314 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-08: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-13: LTL 0 1 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 3/345 2/2000 StigmergyCommit-PT-10a-LTLFireability-14 206762 m, 41352 m/sec, 1179510 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 145 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-08: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 8/384 4/2000 StigmergyCommit-PT-10a-LTLFireability-14 474340 m, 53515 m/sec, 2837730 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 150 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 74 (type FNDP) for 36 StigmergyCommit-PT-10a-LTLFireability-08
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 75 (type EQUN) for 36 StigmergyCommit-PT-10a-LTLFireability-08
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 74 (type FNDP) for StigmergyCommit-PT-10a-LTLFireability-08
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][W] CANCELED task # 75 (type EQUN) for StigmergyCommit-PT-10a-LTLFireability-08 (obsolete)
[[35mlola[0m][I] FINISHED task # 75 (type EQUN) for StigmergyCommit-PT-10a-LTLFireability-08
[[35mlola[0m][I] result : true
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 13/432 5/2000 StigmergyCommit-PT-10a-LTLFireability-14 756611 m, 56454 m/sec, 4811328 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 155 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 18/432 7/2000 StigmergyCommit-PT-10a-LTLFireability-14 1049948 m, 58667 m/sec, 6830601 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 160 secs. Pages in use: 7
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 23/432 9/2000 StigmergyCommit-PT-10a-LTLFireability-14 1345389 m, 59088 m/sec, 8847024 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 165 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 28/432 11/2000 StigmergyCommit-PT-10a-LTLFireability-14 1635027 m, 57927 m/sec, 10820580 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 170 secs. Pages in use: 11
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 33/432 13/2000 StigmergyCommit-PT-10a-LTLFireability-14 1917675 m, 56529 m/sec, 12765749 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 175 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 38/432 15/2000 StigmergyCommit-PT-10a-LTLFireability-14 2203403 m, 57145 m/sec, 14761868 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 180 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 43/432 17/2000 StigmergyCommit-PT-10a-LTLFireability-14 2474022 m, 54123 m/sec, 16609099 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 185 secs. Pages in use: 17
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 48/432 19/2000 StigmergyCommit-PT-10a-LTLFireability-14 2746455 m, 54486 m/sec, 18594010 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 190 secs. Pages in use: 19
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 53/432 20/2000 StigmergyCommit-PT-10a-LTLFireability-14 3019027 m, 54514 m/sec, 20754593 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 195 secs. Pages in use: 20
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 58/432 22/2000 StigmergyCommit-PT-10a-LTLFireability-14 3295050 m, 55204 m/sec, 22950878 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 200 secs. Pages in use: 22
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 63/432 24/2000 StigmergyCommit-PT-10a-LTLFireability-14 3575497 m, 56089 m/sec, 25138741 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 205 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 68/432 26/2000 StigmergyCommit-PT-10a-LTLFireability-14 3848749 m, 54650 m/sec, 27276842 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 210 secs. Pages in use: 26
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 73/432 28/2000 StigmergyCommit-PT-10a-LTLFireability-14 4114181 m, 53086 m/sec, 29398477 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 215 secs. Pages in use: 28
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 78/432 29/2000 StigmergyCommit-PT-10a-LTLFireability-14 4393217 m, 55807 m/sec, 31591449 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 220 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 83/432 31/2000 StigmergyCommit-PT-10a-LTLFireability-14 4659309 m, 53218 m/sec, 33491065 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 225 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 88/432 33/2000 StigmergyCommit-PT-10a-LTLFireability-14 4926222 m, 53382 m/sec, 35374981 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 230 secs. Pages in use: 33
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 93/432 35/2000 StigmergyCommit-PT-10a-LTLFireability-14 5196970 m, 54149 m/sec, 37555657 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 235 secs. Pages in use: 35
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 98/432 36/2000 StigmergyCommit-PT-10a-LTLFireability-14 5475829 m, 55771 m/sec, 39739628 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 240 secs. Pages in use: 36
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 103/432 38/2000 StigmergyCommit-PT-10a-LTLFireability-14 5751734 m, 55181 m/sec, 41892512 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 245 secs. Pages in use: 38
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 108/432 40/2000 StigmergyCommit-PT-10a-LTLFireability-14 6020614 m, 53776 m/sec, 44009355 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 250 secs. Pages in use: 40
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 113/432 42/2000 StigmergyCommit-PT-10a-LTLFireability-14 6290980 m, 54073 m/sec, 46165791 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 255 secs. Pages in use: 42
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 118/432 44/2000 StigmergyCommit-PT-10a-LTLFireability-14 6566824 m, 55168 m/sec, 48323078 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 260 secs. Pages in use: 44
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 123/432 45/2000 StigmergyCommit-PT-10a-LTLFireability-14 6832546 m, 53144 m/sec, 50287852 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 265 secs. Pages in use: 45
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 128/432 47/2000 StigmergyCommit-PT-10a-LTLFireability-14 7087457 m, 50982 m/sec, 52082957 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 270 secs. Pages in use: 47
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 133/432 49/2000 StigmergyCommit-PT-10a-LTLFireability-14 7370471 m, 56602 m/sec, 54288164 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 275 secs. Pages in use: 49
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 138/432 51/2000 StigmergyCommit-PT-10a-LTLFireability-14 7645770 m, 55059 m/sec, 56443569 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 280 secs. Pages in use: 51
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 143/432 52/2000 StigmergyCommit-PT-10a-LTLFireability-14 7917617 m, 54369 m/sec, 58561360 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 285 secs. Pages in use: 52
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 148/432 54/2000 StigmergyCommit-PT-10a-LTLFireability-14 8184619 m, 53400 m/sec, 60711004 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 290 secs. Pages in use: 54
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 153/432 56/2000 StigmergyCommit-PT-10a-LTLFireability-14 8459640 m, 55004 m/sec, 62865749 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 295 secs. Pages in use: 56
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 158/432 58/2000 StigmergyCommit-PT-10a-LTLFireability-14 8732275 m, 54527 m/sec, 64988244 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 300 secs. Pages in use: 58
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 163/432 60/2000 StigmergyCommit-PT-10a-LTLFireability-14 8994721 m, 52489 m/sec, 67028056 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 305 secs. Pages in use: 60
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 168/432 61/2000 StigmergyCommit-PT-10a-LTLFireability-14 9254636 m, 51983 m/sec, 68834963 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 310 secs. Pages in use: 61
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 173/432 63/2000 StigmergyCommit-PT-10a-LTLFireability-14 9529439 m, 54960 m/sec, 70899599 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 315 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 178/432 65/2000 StigmergyCommit-PT-10a-LTLFireability-14 9801336 m, 54379 m/sec, 73027638 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 320 secs. Pages in use: 65
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 183/432 67/2000 StigmergyCommit-PT-10a-LTLFireability-14 10062623 m, 52257 m/sec, 75131127 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 325 secs. Pages in use: 67
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 188/432 68/2000 StigmergyCommit-PT-10a-LTLFireability-14 10339033 m, 55282 m/sec, 77285306 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 330 secs. Pages in use: 68
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 193/432 70/2000 StigmergyCommit-PT-10a-LTLFireability-14 10610177 m, 54228 m/sec, 79407632 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 335 secs. Pages in use: 70
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 198/432 72/2000 StigmergyCommit-PT-10a-LTLFireability-14 10873595 m, 52683 m/sec, 81479768 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 340 secs. Pages in use: 72
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 203/432 74/2000 StigmergyCommit-PT-10a-LTLFireability-14 11140653 m, 53411 m/sec, 83611709 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 345 secs. Pages in use: 74
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 208/432 75/2000 StigmergyCommit-PT-10a-LTLFireability-14 11406278 m, 53125 m/sec, 85474325 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 350 secs. Pages in use: 75
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 213/432 77/2000 StigmergyCommit-PT-10a-LTLFireability-14 11671349 m, 53014 m/sec, 87382448 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 355 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 218/432 79/2000 StigmergyCommit-PT-10a-LTLFireability-14 11934438 m, 52617 m/sec, 89500439 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 360 secs. Pages in use: 79
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 223/432 81/2000 StigmergyCommit-PT-10a-LTLFireability-14 12212294 m, 55571 m/sec, 91667587 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 365 secs. Pages in use: 81
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 228/432 82/2000 StigmergyCommit-PT-10a-LTLFireability-14 12483870 m, 54315 m/sec, 93792689 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 370 secs. Pages in use: 82
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 233/432 84/2000 StigmergyCommit-PT-10a-LTLFireability-14 12749673 m, 53160 m/sec, 95873899 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 375 secs. Pages in use: 84
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 238/432 86/2000 StigmergyCommit-PT-10a-LTLFireability-14 13015403 m, 53146 m/sec, 97999736 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 380 secs. Pages in use: 86
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 243/432 88/2000 StigmergyCommit-PT-10a-LTLFireability-14 13288088 m, 54537 m/sec, 100134919 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 385 secs. Pages in use: 88
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 248/432 89/2000 StigmergyCommit-PT-10a-LTLFireability-14 13546926 m, 51767 m/sec, 102045748 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 390 secs. Pages in use: 89
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 253/432 91/2000 StigmergyCommit-PT-10a-LTLFireability-14 13791342 m, 48883 m/sec, 103765334 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 395 secs. Pages in use: 91
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 258/432 93/2000 StigmergyCommit-PT-10a-LTLFireability-14 14067643 m, 55260 m/sec, 105903435 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 400 secs. Pages in use: 93
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 263/432 95/2000 StigmergyCommit-PT-10a-LTLFireability-14 14339194 m, 54310 m/sec, 108026884 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 405 secs. Pages in use: 95
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 268/432 96/2000 StigmergyCommit-PT-10a-LTLFireability-14 14603003 m, 52761 m/sec, 110103928 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 410 secs. Pages in use: 96
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 273/432 98/2000 StigmergyCommit-PT-10a-LTLFireability-14 14869471 m, 53293 m/sec, 112231651 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 415 secs. Pages in use: 98
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 278/432 100/2000 StigmergyCommit-PT-10a-LTLFireability-14 15141574 m, 54420 m/sec, 114353107 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 420 secs. Pages in use: 100
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 283/432 102/2000 StigmergyCommit-PT-10a-LTLFireability-14 15406581 m, 53001 m/sec, 116425786 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 425 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 288/432 103/2000 StigmergyCommit-PT-10a-LTLFireability-14 15664990 m, 51681 m/sec, 118505108 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 430 secs. Pages in use: 103
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 293/432 105/2000 StigmergyCommit-PT-10a-LTLFireability-14 15921294 m, 51260 m/sec, 120504856 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 435 secs. Pages in use: 105
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 298/432 107/2000 StigmergyCommit-PT-10a-LTLFireability-14 16175648 m, 50870 m/sec, 122612823 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 440 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 303/432 108/2000 StigmergyCommit-PT-10a-LTLFireability-14 16420518 m, 48974 m/sec, 124828553 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 445 secs. Pages in use: 108
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 308/432 110/2000 StigmergyCommit-PT-10a-LTLFireability-14 16682749 m, 52446 m/sec, 127129058 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 450 secs. Pages in use: 110
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 313/432 112/2000 StigmergyCommit-PT-10a-LTLFireability-14 16936937 m, 50837 m/sec, 129365847 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 455 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 318/432 113/2000 StigmergyCommit-PT-10a-LTLFireability-14 17177723 m, 48157 m/sec, 131535888 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 460 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 323/432 115/2000 StigmergyCommit-PT-10a-LTLFireability-14 17433590 m, 51173 m/sec, 133793970 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 465 secs. Pages in use: 115
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 328/432 117/2000 StigmergyCommit-PT-10a-LTLFireability-14 17683838 m, 50049 m/sec, 135994845 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 470 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 334/432 118/2000 StigmergyCommit-PT-10a-LTLFireability-14 17925028 m, 48238 m/sec, 138157738 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 476 secs. Pages in use: 118
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 339/432 120/2000 StigmergyCommit-PT-10a-LTLFireability-14 18180857 m, 51165 m/sec, 140161295 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 481 secs. Pages in use: 120
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 344/432 122/2000 StigmergyCommit-PT-10a-LTLFireability-14 18435730 m, 50974 m/sec, 142295997 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 486 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 349/432 123/2000 StigmergyCommit-PT-10a-LTLFireability-14 18681410 m, 49136 m/sec, 144498757 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 491 secs. Pages in use: 123
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 354/432 125/2000 StigmergyCommit-PT-10a-LTLFireability-14 18939406 m, 51599 m/sec, 146789398 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 496 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 359/432 126/2000 StigmergyCommit-PT-10a-LTLFireability-14 19192784 m, 50675 m/sec, 149018245 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 501 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 364/432 128/2000 StigmergyCommit-PT-10a-LTLFireability-14 19434121 m, 48267 m/sec, 151174115 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 506 secs. Pages in use: 128
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 369/432 130/2000 StigmergyCommit-PT-10a-LTLFireability-14 19688151 m, 50806 m/sec, 153435730 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 511 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 374/432 131/2000 StigmergyCommit-PT-10a-LTLFireability-14 19938412 m, 50052 m/sec, 155635988 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 516 secs. Pages in use: 131
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 379/432 133/2000 StigmergyCommit-PT-10a-LTLFireability-14 20174942 m, 47306 m/sec, 157733821 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 521 secs. Pages in use: 133
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 384/432 135/2000 StigmergyCommit-PT-10a-LTLFireability-14 20426297 m, 50271 m/sec, 159712157 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 526 secs. Pages in use: 135
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 389/432 136/2000 StigmergyCommit-PT-10a-LTLFireability-14 20678950 m, 50530 m/sec, 161832896 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 531 secs. Pages in use: 136
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 394/432 138/2000 StigmergyCommit-PT-10a-LTLFireability-14 20920313 m, 48272 m/sec, 163995986 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 536 secs. Pages in use: 138
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 399/432 139/2000 StigmergyCommit-PT-10a-LTLFireability-14 21175763 m, 51090 m/sec, 166262314 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 541 secs. Pages in use: 139
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 404/432 141/2000 StigmergyCommit-PT-10a-LTLFireability-14 21427383 m, 50324 m/sec, 168476099 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 546 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 409/432 143/2000 StigmergyCommit-PT-10a-LTLFireability-14 21666230 m, 47769 m/sec, 170616189 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 551 secs. Pages in use: 143
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 414/432 144/2000 StigmergyCommit-PT-10a-LTLFireability-14 21920249 m, 50803 m/sec, 172868576 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 556 secs. Pages in use: 144
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 419/432 146/2000 StigmergyCommit-PT-10a-LTLFireability-14 22169144 m, 49779 m/sec, 175056789 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 561 secs. Pages in use: 146
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 424/432 148/2000 StigmergyCommit-PT-10a-LTLFireability-14 22407003 m, 47571 m/sec, 177181522 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 566 secs. Pages in use: 148
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 429/432 149/2000 StigmergyCommit-PT-10a-LTLFireability-14 22660607 m, 50720 m/sec, 179172313 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 571 secs. Pages in use: 149
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 59 (type EXCL) for StigmergyCommit-PT-10a-LTLFireability-14 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 576 secs. Pages in use: 151
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 56 (type EXCL) for 55 StigmergyCommit-PT-10a-LTLFireability-13
[[35mlola[0m][I] time limit : 432 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 59 (type EXCL) for 58 StigmergyCommit-PT-10a-LTLFireability-14
[[35mlola[0m][I] time limit : 3024 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 56 (type EXCL) for StigmergyCommit-PT-10a-LTLFireability-13
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 72
[[35mlola[0m][I] fired transitions : 72
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 5/432 2/5 StigmergyCommit-PT-10a-LTLFireability-14 271323 m, -4477856 m/sec, 1568777 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 581 secs. Pages in use: 151
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 10/432 4/5 StigmergyCommit-PT-10a-LTLFireability-14 557261 m, 57187 m/sec, 3425106 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 586 secs. Pages in use: 151
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 59 (type EXCL) for StigmergyCommit-PT-10a-LTLFireability-14 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 591 secs. Pages in use: 151
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 46 (type EXCL) for 45 StigmergyCommit-PT-10a-LTLFireability-11
[[35mlola[0m][I] time limit : 501 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 5/501 2/2000 StigmergyCommit-PT-10a-LTLFireability-11 271160 m, 54232 m/sec, 1567827 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 596 secs. Pages in use: 151
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 10/501 4/2000 StigmergyCommit-PT-10a-LTLFireability-11 556127 m, 56993 m/sec, 3416834 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 601 secs. Pages in use: 151
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 15/501 6/2000 StigmergyCommit-PT-10a-LTLFireability-11 849476 m, 58669 m/sec, 5417749 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 606 secs. Pages in use: 151
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 20/501 8/2000 StigmergyCommit-PT-10a-LTLFireability-11 1134307 m, 56966 m/sec, 7403549 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 611 secs. Pages in use: 151
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 25/501 10/2000 StigmergyCommit-PT-10a-LTLFireability-11 1428433 m, 58825 m/sec, 9435335 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 616 secs. Pages in use: 151
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 30/501 12/2000 StigmergyCommit-PT-10a-LTLFireability-11 1722491 m, 58811 m/sec, 11440263 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 621 secs. Pages in use: 151
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 35/501 14/2000 StigmergyCommit-PT-10a-LTLFireability-11 2012144 m, 57930 m/sec, 13414540 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 626 secs. Pages in use: 151
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 40/501 16/2000 StigmergyCommit-PT-10a-LTLFireability-11 2294532 m, 56477 m/sec, 15353138 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 631 secs. Pages in use: 151
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 45/501 17/2000 StigmergyCommit-PT-10a-LTLFireability-11 2559669 m, 53027 m/sec, 17207335 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 636 secs. Pages in use: 151
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 50/501 19/2000 StigmergyCommit-PT-10a-LTLFireability-11 2842088 m, 56483 m/sec, 19366785 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 641 secs. Pages in use: 151
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 55/501 21/2000 StigmergyCommit-PT-10a-LTLFireability-11 3121822 m, 55946 m/sec, 21549044 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 646 secs. Pages in use: 151
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 60/501 23/2000 StigmergyCommit-PT-10a-LTLFireability-11 3393321 m, 54299 m/sec, 23701681 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 651 secs. Pages in use: 151
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 65/501 25/2000 StigmergyCommit-PT-10a-LTLFireability-11 3669314 m, 55198 m/sec, 25898570 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 656 secs. Pages in use: 151
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 70/501 26/2000 StigmergyCommit-PT-10a-LTLFireability-11 3947956 m, 55728 m/sec, 28071565 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 661 secs. Pages in use: 151
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 75/501 28/2000 StigmergyCommit-PT-10a-LTLFireability-11 4219608 m, 54330 m/sec, 30198096 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 666 secs. Pages in use: 151
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 80/501 30/2000 StigmergyCommit-PT-10a-LTLFireability-11 4485062 m, 53090 m/sec, 32316605 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 671 secs. Pages in use: 151
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 85/501 32/2000 StigmergyCommit-PT-10a-LTLFireability-11 4754226 m, 53832 m/sec, 34154742 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 676 secs. Pages in use: 151
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 90/501 34/2000 StigmergyCommit-PT-10a-LTLFireability-11 5028547 m, 54864 m/sec, 36205677 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 681 secs. Pages in use: 151
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 95/501 35/2000 StigmergyCommit-PT-10a-LTLFireability-11 5299904 m, 54271 m/sec, 38317538 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 686 secs. Pages in use: 151
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 100/501 37/2000 StigmergyCommit-PT-10a-LTLFireability-11 5569645 m, 53948 m/sec, 40490155 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 691 secs. Pages in use: 151
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 105/501 39/2000 StigmergyCommit-PT-10a-LTLFireability-11 5849135 m, 55898 m/sec, 42679339 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 696 secs. Pages in use: 151
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 110/501 41/2000 StigmergyCommit-PT-10a-LTLFireability-11 6123208 m, 54814 m/sec, 44817030 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 701 secs. Pages in use: 151
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 115/501 42/2000 StigmergyCommit-PT-10a-LTLFireability-11 6387269 m, 52812 m/sec, 46901205 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 706 secs. Pages in use: 151
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 120/501 44/2000 StigmergyCommit-PT-10a-LTLFireability-11 6656080 m, 53762 m/sec, 49046659 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 711 secs. Pages in use: 151
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 125/501 46/2000 StigmergyCommit-PT-10a-LTLFireability-11 6923956 m, 53575 m/sec, 50925615 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 716 secs. Pages in use: 151
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 130/501 48/2000 StigmergyCommit-PT-10a-LTLFireability-11 7193855 m, 53979 m/sec, 52869531 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 721 secs. Pages in use: 151
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 135/501 49/2000 StigmergyCommit-PT-10a-LTLFireability-11 7462126 m, 53654 m/sec, 55029888 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 726 secs. Pages in use: 151
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 140/501 51/2000 StigmergyCommit-PT-10a-LTLFireability-11 7744540 m, 56482 m/sec, 57234545 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 731 secs. Pages in use: 151
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 145/501 53/2000 StigmergyCommit-PT-10a-LTLFireability-11 8019853 m, 55062 m/sec, 59389841 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 736 secs. Pages in use: 151
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 150/501 55/2000 StigmergyCommit-PT-10a-LTLFireability-11 8292595 m, 54548 m/sec, 61515201 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 741 secs. Pages in use: 151
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 155/501 57/2000 StigmergyCommit-PT-10a-LTLFireability-11 8558390 m, 53159 m/sec, 63654817 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 746 secs. Pages in use: 151
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 160/501 58/2000 StigmergyCommit-PT-10a-LTLFireability-11 8835218 m, 55365 m/sec, 65821390 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 751 secs. Pages in use: 151
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 165/501 60/2000 StigmergyCommit-PT-10a-LTLFireability-11 9103224 m, 53601 m/sec, 67764837 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 756 secs. Pages in use: 151
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 170/501 62/2000 StigmergyCommit-PT-10a-LTLFireability-11 9363283 m, 52011 m/sec, 69597163 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 761 secs. Pages in use: 151
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 175/501 64/2000 StigmergyCommit-PT-10a-LTLFireability-11 9639264 m, 55196 m/sec, 71791141 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 766 secs. Pages in use: 151
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 180/501 66/2000 StigmergyCommit-PT-10a-LTLFireability-11 9917804 m, 55708 m/sec, 73963267 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 771 secs. Pages in use: 151
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 185/501 67/2000 StigmergyCommit-PT-10a-LTLFireability-11 10188454 m, 54130 m/sec, 76081387 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 776 secs. Pages in use: 151
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 190/501 69/2000 StigmergyCommit-PT-10a-LTLFireability-11 10451255 m, 52560 m/sec, 78196735 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 781 secs. Pages in use: 151
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 195/501 71/2000 StigmergyCommit-PT-10a-LTLFireability-11 10729791 m, 55707 m/sec, 80369663 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 786 secs. Pages in use: 151
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 200/501 73/2000 StigmergyCommit-PT-10a-LTLFireability-11 11001569 m, 54355 m/sec, 82496182 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 791 secs. Pages in use: 151
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 205/501 74/2000 StigmergyCommit-PT-10a-LTLFireability-11 11267117 m, 53109 m/sec, 84495419 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 796 secs. Pages in use: 151
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 210/501 76/2000 StigmergyCommit-PT-10a-LTLFireability-11 11527409 m, 52058 m/sec, 86327654 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 801 secs. Pages in use: 151
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 215/501 78/2000 StigmergyCommit-PT-10a-LTLFireability-11 11805412 m, 55600 m/sec, 88462263 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 806 secs. Pages in use: 151
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 220/501 80/2000 StigmergyCommit-PT-10a-LTLFireability-11 12079758 m, 54869 m/sec, 90599845 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 811 secs. Pages in use: 151
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 225/501 82/2000 StigmergyCommit-PT-10a-LTLFireability-11 12346165 m, 53281 m/sec, 92716711 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 816 secs. Pages in use: 151
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 230/501 83/2000 StigmergyCommit-PT-10a-LTLFireability-11 12619259 m, 54618 m/sec, 94882893 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 821 secs. Pages in use: 151
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 235/501 85/2000 StigmergyCommit-PT-10a-LTLFireability-11 12894109 m, 54970 m/sec, 97025412 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 826 secs. Pages in use: 151
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 240/501 87/2000 StigmergyCommit-PT-10a-LTLFireability-11 13162197 m, 53617 m/sec, 99122126 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 831 secs. Pages in use: 151
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 245/501 89/2000 StigmergyCommit-PT-10a-LTLFireability-11 13424106 m, 52381 m/sec, 101230813 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 836 secs. Pages in use: 151
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 250/501 90/2000 StigmergyCommit-PT-10a-LTLFireability-11 13683808 m, 51940 m/sec, 103012109 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 841 secs. Pages in use: 151
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 255/501 92/2000 StigmergyCommit-PT-10a-LTLFireability-11 13950375 m, 53313 m/sec, 104959080 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 846 secs. Pages in use: 151
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 260/501 94/2000 StigmergyCommit-PT-10a-LTLFireability-11 14217408 m, 53406 m/sec, 107075222 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 851 secs. Pages in use: 151
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 265/501 96/2000 StigmergyCommit-PT-10a-LTLFireability-11 14488767 m, 54271 m/sec, 109233234 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 856 secs. Pages in use: 151
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 270/501 97/2000 StigmergyCommit-PT-10a-LTLFireability-11 14764082 m, 55063 m/sec, 111380075 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 861 secs. Pages in use: 151
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 275/501 99/2000 StigmergyCommit-PT-10a-LTLFireability-11 15032074 m, 53598 m/sec, 113475761 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 866 secs. Pages in use: 151
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 280/501 101/2000 StigmergyCommit-PT-10a-LTLFireability-11 15291605 m, 51906 m/sec, 115564655 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 871 secs. Pages in use: 151
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 285/501 103/2000 StigmergyCommit-PT-10a-LTLFireability-11 15566749 m, 55028 m/sec, 117708306 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 876 secs. Pages in use: 151
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 290/501 104/2000 StigmergyCommit-PT-10a-LTLFireability-11 15826247 m, 51899 m/sec, 119734749 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 881 secs. Pages in use: 151
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 295/501 106/2000 StigmergyCommit-PT-10a-LTLFireability-11 16071814 m, 49113 m/sec, 121708816 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 886 secs. Pages in use: 151
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 300/501 108/2000 StigmergyCommit-PT-10a-LTLFireability-11 16333259 m, 52289 m/sec, 124034664 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 891 secs. Pages in use: 151
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 305/501 109/2000 StigmergyCommit-PT-10a-LTLFireability-11 16590744 m, 51497 m/sec, 126301720 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 896 secs. Pages in use: 151
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 310/501 111/2000 StigmergyCommit-PT-10a-LTLFireability-11 16837094 m, 49270 m/sec, 128489228 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 901 secs. Pages in use: 151
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 315/501 113/2000 StigmergyCommit-PT-10a-LTLFireability-11 17089690 m, 50519 m/sec, 130751336 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 906 secs. Pages in use: 151
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 320/501 114/2000 StigmergyCommit-PT-10a-LTLFireability-11 17342811 m, 50624 m/sec, 132979104 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 911 secs. Pages in use: 151
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 325/501 116/2000 StigmergyCommit-PT-10a-LTLFireability-11 17589250 m, 49287 m/sec, 135160113 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 916 secs. Pages in use: 151
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 330/501 118/2000 StigmergyCommit-PT-10a-LTLFireability-11 17840473 m, 50244 m/sec, 137416603 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 921 secs. Pages in use: 151
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 335/501 119/2000 StigmergyCommit-PT-10a-LTLFireability-11 18092845 m, 50474 m/sec, 139459796 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 926 secs. Pages in use: 151
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 340/501 121/2000 StigmergyCommit-PT-10a-LTLFireability-11 18341215 m, 49674 m/sec, 141457449 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 931 secs. Pages in use: 151
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 345/501 123/2000 StigmergyCommit-PT-10a-LTLFireability-11 18593817 m, 50520 m/sec, 143730930 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 936 secs. Pages in use: 151
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 350/501 124/2000 StigmergyCommit-PT-10a-LTLFireability-11 18851735 m, 51583 m/sec, 145999357 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 941 secs. Pages in use: 151
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 355/501 126/2000 StigmergyCommit-PT-10a-LTLFireability-11 19101047 m, 49862 m/sec, 148191165 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 946 secs. Pages in use: 151
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 360/501 127/2000 StigmergyCommit-PT-10a-LTLFireability-11 19349429 m, 49676 m/sec, 150437155 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 951 secs. Pages in use: 151
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 365/501 129/2000 StigmergyCommit-PT-10a-LTLFireability-11 19606156 m, 51345 m/sec, 152690898 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 956 secs. Pages in use: 151
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 370/501 131/2000 StigmergyCommit-PT-10a-LTLFireability-11 19852780 m, 49324 m/sec, 154860180 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 961 secs. Pages in use: 151
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 375/501 132/2000 StigmergyCommit-PT-10a-LTLFireability-11 20095744 m, 48592 m/sec, 157060785 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 966 secs. Pages in use: 151
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 380/501 134/2000 StigmergyCommit-PT-10a-LTLFireability-11 20346304 m, 50112 m/sec, 159072005 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 971 secs. Pages in use: 151
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 385/501 136/2000 StigmergyCommit-PT-10a-LTLFireability-11 20597139 m, 50167 m/sec, 161094087 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 976 secs. Pages in use: 151
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 390/501 137/2000 StigmergyCommit-PT-10a-LTLFireability-11 20847711 m, 50114 m/sec, 163358549 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 981 secs. Pages in use: 151
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 395/501 139/2000 StigmergyCommit-PT-10a-LTLFireability-11 21105389 m, 51535 m/sec, 165625063 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 986 secs. Pages in use: 151
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 400/501 141/2000 StigmergyCommit-PT-10a-LTLFireability-11 21355231 m, 49968 m/sec, 167822072 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 991 secs. Pages in use: 151
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 405/501 142/2000 StigmergyCommit-PT-10a-LTLFireability-11 21601365 m, 49226 m/sec, 170046749 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 996 secs. Pages in use: 151
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 410/501 144/2000 StigmergyCommit-PT-10a-LTLFireability-11 21856029 m, 50932 m/sec, 172288706 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1001 secs. Pages in use: 151
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 415/501 146/2000 StigmergyCommit-PT-10a-LTLFireability-11 22101203 m, 49034 m/sec, 174442421 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1006 secs. Pages in use: 151
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 420/501 147/2000 StigmergyCommit-PT-10a-LTLFireability-11 22344584 m, 48676 m/sec, 176641420 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1011 secs. Pages in use: 151
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 425/501 149/2000 StigmergyCommit-PT-10a-LTLFireability-11 22596504 m, 50384 m/sec, 178656151 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1016 secs. Pages in use: 151
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 430/501 150/2000 StigmergyCommit-PT-10a-LTLFireability-11 22845389 m, 49777 m/sec, 180672617 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1021 secs. Pages in use: 151
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 435/501 152/2000 StigmergyCommit-PT-10a-LTLFireability-11 23093207 m, 49563 m/sec, 182912943 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1026 secs. Pages in use: 152
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 440/501 154/2000 StigmergyCommit-PT-10a-LTLFireability-11 23349496 m, 51257 m/sec, 185169770 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1031 secs. Pages in use: 154
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 445/501 155/2000 StigmergyCommit-PT-10a-LTLFireability-11 23596904 m, 49481 m/sec, 187344843 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1036 secs. Pages in use: 155
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 450/501 157/2000 StigmergyCommit-PT-10a-LTLFireability-11 23841370 m, 48893 m/sec, 189553747 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1041 secs. Pages in use: 157
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 455/501 159/2000 StigmergyCommit-PT-10a-LTLFireability-11 24095380 m, 50802 m/sec, 191789865 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1046 secs. Pages in use: 159
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 460/501 160/2000 StigmergyCommit-PT-10a-LTLFireability-11 24340478 m, 49019 m/sec, 193942679 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1051 secs. Pages in use: 160
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 465/501 162/2000 StigmergyCommit-PT-10a-LTLFireability-11 24583591 m, 48622 m/sec, 196139518 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1056 secs. Pages in use: 162
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 470/501 164/2000 StigmergyCommit-PT-10a-LTLFireability-11 24834960 m, 50273 m/sec, 198149703 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1061 secs. Pages in use: 164
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 475/501 165/2000 StigmergyCommit-PT-10a-LTLFireability-11 25083391 m, 49686 m/sec, 200160967 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1066 secs. Pages in use: 165
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 480/501 167/2000 StigmergyCommit-PT-10a-LTLFireability-11 25330563 m, 49434 m/sec, 202395470 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1071 secs. Pages in use: 167
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 485/501 168/2000 StigmergyCommit-PT-10a-LTLFireability-11 25586117 m, 51110 m/sec, 204645918 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1076 secs. Pages in use: 168
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 490/501 170/2000 StigmergyCommit-PT-10a-LTLFireability-11 25832647 m, 49306 m/sec, 206811855 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1081 secs. Pages in use: 170
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 495/501 172/2000 StigmergyCommit-PT-10a-LTLFireability-11 26076659 m, 48802 m/sec, 209017249 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1086 secs. Pages in use: 172
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 500/501 173/2000 StigmergyCommit-PT-10a-LTLFireability-11 26329612 m, 50590 m/sec, 211242965 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1091 secs. Pages in use: 173
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 46 (type EXCL) for StigmergyCommit-PT-10a-LTLFireability-11 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1096 secs. Pages in use: 175
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 40 (type EXCL) for 39 StigmergyCommit-PT-10a-LTLFireability-09
[[35mlola[0m][I] time limit : 500 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 46 (type EXCL) for 45 StigmergyCommit-PT-10a-LTLFireability-11
[[35mlola[0m][I] time limit : 2504 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 40 (type EXCL) for StigmergyCommit-PT-10a-LTLFireability-09
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 728
[[35mlola[0m][I] fired transitions : 2564
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 5/500 2/5 StigmergyCommit-PT-10a-LTLFireability-11 269106 m, -5212101 m/sec, 1556229 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1101 secs. Pages in use: 175
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 10/500 4/5 StigmergyCommit-PT-10a-LTLFireability-11 553647 m, 56908 m/sec, 3398362 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1106 secs. Pages in use: 175
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 46 (type EXCL) for StigmergyCommit-PT-10a-LTLFireability-11 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1111 secs. Pages in use: 175
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 34 (type EXCL) for 33 StigmergyCommit-PT-10a-LTLFireability-07
[[35mlola[0m][I] time limit : 622 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 5/622 2/2000 StigmergyCommit-PT-10a-LTLFireability-07 268796 m, 53759 m/sec, 1554187 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1116 secs. Pages in use: 175
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 10/622 4/2000 StigmergyCommit-PT-10a-LTLFireability-07 550541 m, 56349 m/sec, 3376259 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1121 secs. Pages in use: 175
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 15/622 6/2000 StigmergyCommit-PT-10a-LTLFireability-07 840627 m, 58017 m/sec, 5353412 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1126 secs. Pages in use: 175
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 20/622 8/2000 StigmergyCommit-PT-10a-LTLFireability-07 1121481 m, 56170 m/sec, 7332418 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1131 secs. Pages in use: 175
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 25/622 10/2000 StigmergyCommit-PT-10a-LTLFireability-07 1416537 m, 59011 m/sec, 9349340 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1136 secs. Pages in use: 175
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 30/622 12/2000 StigmergyCommit-PT-10a-LTLFireability-07 1706999 m, 58092 m/sec, 11329133 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1141 secs. Pages in use: 175
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 35/622 14/2000 StigmergyCommit-PT-10a-LTLFireability-07 1992208 m, 57041 m/sec, 13279123 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1146 secs. Pages in use: 175
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 40/622 15/2000 StigmergyCommit-PT-10a-LTLFireability-07 2271662 m, 55890 m/sec, 15211367 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1151 secs. Pages in use: 175
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 45/622 17/2000 StigmergyCommit-PT-10a-LTLFireability-07 2536537 m, 52975 m/sec, 17049482 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1156 secs. Pages in use: 175
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 50/622 19/2000 StigmergyCommit-PT-10a-LTLFireability-07 2814748 m, 55642 m/sec, 19142530 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1161 secs. Pages in use: 175
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 55/622 21/2000 StigmergyCommit-PT-10a-LTLFireability-07 3089755 m, 55001 m/sec, 21297077 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1166 secs. Pages in use: 175
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 60/622 23/2000 StigmergyCommit-PT-10a-LTLFireability-07 3354758 m, 53000 m/sec, 23430024 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1171 secs. Pages in use: 175
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 65/622 24/2000 StigmergyCommit-PT-10a-LTLFireability-07 3636085 m, 56265 m/sec, 25625373 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1176 secs. Pages in use: 175
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 70/622 26/2000 StigmergyCommit-PT-10a-LTLFireability-07 3909530 m, 54689 m/sec, 27766183 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1181 secs. Pages in use: 175
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 75/622 28/2000 StigmergyCommit-PT-10a-LTLFireability-07 4179241 m, 53942 m/sec, 29865880 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1186 secs. Pages in use: 175
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 80/622 30/2000 StigmergyCommit-PT-10a-LTLFireability-07 4445549 m, 53261 m/sec, 32010841 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1191 secs. Pages in use: 175
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 85/622 31/2000 StigmergyCommit-PT-10a-LTLFireability-07 4712455 m, 53381 m/sec, 33864018 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1196 secs. Pages in use: 175
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 90/622 33/2000 StigmergyCommit-PT-10a-LTLFireability-07 4983223 m, 54153 m/sec, 35836837 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1201 secs. Pages in use: 175
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 95/622 35/2000 StigmergyCommit-PT-10a-LTLFireability-07 5251291 m, 53613 m/sec, 37965947 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1206 secs. Pages in use: 175
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 100/622 37/2000 StigmergyCommit-PT-10a-LTLFireability-07 5525712 m, 54884 m/sec, 40141366 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1211 secs. Pages in use: 175
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 105/622 39/2000 StigmergyCommit-PT-10a-LTLFireability-07 5801436 m, 55144 m/sec, 42289674 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1216 secs. Pages in use: 175
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 110/622 40/2000 StigmergyCommit-PT-10a-LTLFireability-07 6071253 m, 53963 m/sec, 44400856 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1221 secs. Pages in use: 175
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 115/622 42/2000 StigmergyCommit-PT-10a-LTLFireability-07 6332599 m, 52269 m/sec, 46505076 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1226 secs. Pages in use: 175
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 120/622 44/2000 StigmergyCommit-PT-10a-LTLFireability-07 6609626 m, 55405 m/sec, 48664552 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1231 secs. Pages in use: 175
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 125/622 46/2000 StigmergyCommit-PT-10a-LTLFireability-07 6875168 m, 53108 m/sec, 50583635 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1236 secs. Pages in use: 175
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 130/622 47/2000 StigmergyCommit-PT-10a-LTLFireability-07 7137549 m, 52476 m/sec, 52433405 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1241 secs. Pages in use: 175
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 135/622 49/2000 StigmergyCommit-PT-10a-LTLFireability-07 7411050 m, 54700 m/sec, 54612992 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1246 secs. Pages in use: 175
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 140/622 51/2000 StigmergyCommit-PT-10a-LTLFireability-07 7687544 m, 55298 m/sec, 56776190 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1251 secs. Pages in use: 175
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 145/622 53/2000 StigmergyCommit-PT-10a-LTLFireability-07 7958031 m, 54097 m/sec, 58892786 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1256 secs. Pages in use: 175
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 150/622 54/2000 StigmergyCommit-PT-10a-LTLFireability-07 8220690 m, 52531 m/sec, 60989459 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1261 secs. Pages in use: 175
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 155/622 56/2000 StigmergyCommit-PT-10a-LTLFireability-07 8495078 m, 54877 m/sec, 63145206 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1266 secs. Pages in use: 175
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 160/622 58/2000 StigmergyCommit-PT-10a-LTLFireability-07 8766378 m, 54260 m/sec, 65268740 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1271 secs. Pages in use: 175
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 165/622 60/2000 StigmergyCommit-PT-10a-LTLFireability-07 9031300 m, 52984 m/sec, 67256107 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1276 secs. Pages in use: 175
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 170/622 61/2000 StigmergyCommit-PT-10a-LTLFireability-07 9287944 m, 51328 m/sec, 69065126 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1281 secs. Pages in use: 175
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 175/622 63/2000 StigmergyCommit-PT-10a-LTLFireability-07 9565257 m, 55462 m/sec, 71193810 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1286 secs. Pages in use: 175
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 180/622 65/2000 StigmergyCommit-PT-10a-LTLFireability-07 9838677 m, 54684 m/sec, 73325425 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1291 secs. Pages in use: 175
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 185/622 67/2000 StigmergyCommit-PT-10a-LTLFireability-07 10103209 m, 52906 m/sec, 75428405 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1296 secs. Pages in use: 175
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 190/622 69/2000 StigmergyCommit-PT-10a-LTLFireability-07 10377418 m, 54841 m/sec, 77601726 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1301 secs. Pages in use: 175
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 195/622 70/2000 StigmergyCommit-PT-10a-LTLFireability-07 10649685 m, 54453 m/sec, 79721427 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1306 secs. Pages in use: 175
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 200/622 72/2000 StigmergyCommit-PT-10a-LTLFireability-07 10916467 m, 53356 m/sec, 81808625 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1311 secs. Pages in use: 175
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 205/622 74/2000 StigmergyCommit-PT-10a-LTLFireability-07 11177393 m, 52185 m/sec, 83908575 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1316 secs. Pages in use: 175
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 210/622 76/2000 StigmergyCommit-PT-10a-LTLFireability-07 11443256 m, 53172 m/sec, 85741357 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1321 secs. Pages in use: 175
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 215/622 77/2000 StigmergyCommit-PT-10a-LTLFireability-07 11714549 m, 54258 m/sec, 87726970 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1326 secs. Pages in use: 175
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 220/622 79/2000 StigmergyCommit-PT-10a-LTLFireability-07 11983045 m, 53699 m/sec, 89850307 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1331 secs. Pages in use: 175
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 225/622 81/2000 StigmergyCommit-PT-10a-LTLFireability-07 12252485 m, 53888 m/sec, 91997319 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1336 secs. Pages in use: 175
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 230/622 83/2000 StigmergyCommit-PT-10a-LTLFireability-07 12526676 m, 54838 m/sec, 94132811 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1341 secs. Pages in use: 175
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 235/622 84/2000 StigmergyCommit-PT-10a-LTLFireability-07 12794230 m, 53510 m/sec, 96226816 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1346 secs. Pages in use: 175
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 240/622 86/2000 StigmergyCommit-PT-10a-LTLFireability-07 13052633 m, 51680 m/sec, 98306354 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1351 secs. Pages in use: 175
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 245/622 88/2000 StigmergyCommit-PT-10a-LTLFireability-07 13327996 m, 55072 m/sec, 100451919 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1356 secs. Pages in use: 175
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 250/622 90/2000 StigmergyCommit-PT-10a-LTLFireability-07 13587236 m, 51848 m/sec, 102325840 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1361 secs. Pages in use: 175
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 255/622 91/2000 StigmergyCommit-PT-10a-LTLFireability-07 13837095 m, 49971 m/sec, 104085451 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1366 secs. Pages in use: 175
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 260/622 93/2000 StigmergyCommit-PT-10a-LTLFireability-07 14109991 m, 54579 m/sec, 106249290 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1371 secs. Pages in use: 175
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 265/622 95/2000 StigmergyCommit-PT-10a-LTLFireability-07 14382888 m, 54579 m/sec, 108373997 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1376 secs. Pages in use: 175
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 270/622 97/2000 StigmergyCommit-PT-10a-LTLFireability-07 14649893 m, 53401 m/sec, 110463467 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1381 secs. Pages in use: 175
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 275/622 98/2000 StigmergyCommit-PT-10a-LTLFireability-07 14911156 m, 52252 m/sec, 112565002 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1386 secs. Pages in use: 175
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 280/622 100/2000 StigmergyCommit-PT-10a-LTLFireability-07 15183576 m, 54484 m/sec, 114693245 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1391 secs. Pages in use: 175
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 285/622 102/2000 StigmergyCommit-PT-10a-LTLFireability-07 15451925 m, 53669 m/sec, 116786439 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1396 secs. Pages in use: 175
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 290/622 104/2000 StigmergyCommit-PT-10a-LTLFireability-07 15710624 m, 51739 m/sec, 118834211 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1401 secs. Pages in use: 175
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 295/622 105/2000 StigmergyCommit-PT-10a-LTLFireability-07 15963455 m, 50566 m/sec, 120840646 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1406 secs. Pages in use: 175
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 300/622 107/2000 StigmergyCommit-PT-10a-LTLFireability-07 16221403 m, 51589 m/sec, 123025715 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1411 secs. Pages in use: 175
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 305/622 109/2000 StigmergyCommit-PT-10a-LTLFireability-07 16470883 m, 49896 m/sec, 125233824 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1416 secs. Pages in use: 175
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 310/622 110/2000 StigmergyCommit-PT-10a-LTLFireability-07 16722969 m, 50417 m/sec, 127499943 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1421 secs. Pages in use: 175
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 315/622 112/2000 StigmergyCommit-PT-10a-LTLFireability-07 16979476 m, 51301 m/sec, 129757780 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1426 secs. Pages in use: 175
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 320/622 114/2000 StigmergyCommit-PT-10a-LTLFireability-07 17227224 m, 49549 m/sec, 131939631 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1431 secs. Pages in use: 175
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 325/622 115/2000 StigmergyCommit-PT-10a-LTLFireability-07 17474847 m, 49524 m/sec, 134173853 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1436 secs. Pages in use: 175
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 330/622 117/2000 StigmergyCommit-PT-10a-LTLFireability-07 17729214 m, 50873 m/sec, 136413488 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1441 secs. Pages in use: 175
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 335/622 118/2000 StigmergyCommit-PT-10a-LTLFireability-07 17974836 m, 49124 m/sec, 138515265 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1446 secs. Pages in use: 175
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 340/622 120/2000 StigmergyCommit-PT-10a-LTLFireability-07 18222591 m, 49551 m/sec, 140503950 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1451 secs. Pages in use: 175
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 345/622 122/2000 StigmergyCommit-PT-10a-LTLFireability-07 18481193 m, 51720 m/sec, 142709447 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1456 secs. Pages in use: 175
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 350/622 123/2000 StigmergyCommit-PT-10a-LTLFireability-07 18731648 m, 50091 m/sec, 144910775 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1461 secs. Pages in use: 175
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 355/622 125/2000 StigmergyCommit-PT-10a-LTLFireability-07 18979029 m, 49476 m/sec, 147148311 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1466 secs. Pages in use: 175
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 360/622 127/2000 StigmergyCommit-PT-10a-LTLFireability-07 19235770 m, 51348 m/sec, 149403781 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1471 secs. Pages in use: 175
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 365/622 128/2000 StigmergyCommit-PT-10a-LTLFireability-07 19482865 m, 49419 m/sec, 151575504 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1476 secs. Pages in use: 175
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 370/622 130/2000 StigmergyCommit-PT-10a-LTLFireability-07 19726902 m, 48807 m/sec, 153785260 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1481 secs. Pages in use: 175
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 375/622 132/2000 StigmergyCommit-PT-10a-LTLFireability-07 19981280 m, 50875 m/sec, 156019482 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1486 secs. Pages in use: 175
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 380/622 133/2000 StigmergyCommit-PT-10a-LTLFireability-07 20226187 m, 48981 m/sec, 158103353 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1491 secs. Pages in use: 175
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 385/622 135/2000 StigmergyCommit-PT-10a-LTLFireability-07 20472607 m, 49284 m/sec, 160086440 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1496 secs. Pages in use: 175
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 390/622 137/2000 StigmergyCommit-PT-10a-LTLFireability-07 20731097 m, 51698 m/sec, 162302567 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1501 secs. Pages in use: 175
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 395/622 138/2000 StigmergyCommit-PT-10a-LTLFireability-07 20980144 m, 49809 m/sec, 164492197 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1506 secs. Pages in use: 175
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 400/622 140/2000 StigmergyCommit-PT-10a-LTLFireability-07 21226059 m, 49183 m/sec, 166714824 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1511 secs. Pages in use: 175
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 405/622 141/2000 StigmergyCommit-PT-10a-LTLFireability-07 21481775 m, 51143 m/sec, 168966980 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1516 secs. Pages in use: 175
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 410/622 143/2000 StigmergyCommit-PT-10a-LTLFireability-07 21727892 m, 49223 m/sec, 171129333 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1521 secs. Pages in use: 175
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 415/622 145/2000 StigmergyCommit-PT-10a-LTLFireability-07 21970972 m, 48616 m/sec, 173325768 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1526 secs. Pages in use: 175
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 420/622 146/2000 StigmergyCommit-PT-10a-LTLFireability-07 22224457 m, 50697 m/sec, 175556331 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1531 secs. Pages in use: 175
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 425/622 148/2000 StigmergyCommit-PT-10a-LTLFireability-07 22468154 m, 48739 m/sec, 177623637 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1536 secs. Pages in use: 175
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 430/622 150/2000 StigmergyCommit-PT-10a-LTLFireability-07 22710894 m, 48548 m/sec, 179579910 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1541 secs. Pages in use: 175
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 435/622 151/2000 StigmergyCommit-PT-10a-LTLFireability-07 22967273 m, 51275 m/sec, 181773660 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1546 secs. Pages in use: 175
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 440/622 153/2000 StigmergyCommit-PT-10a-LTLFireability-07 23214307 m, 49406 m/sec, 183945853 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1551 secs. Pages in use: 175
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 445/622 154/2000 StigmergyCommit-PT-10a-LTLFireability-07 23458456 m, 48829 m/sec, 186156660 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1556 secs. Pages in use: 175
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 450/622 156/2000 StigmergyCommit-PT-10a-LTLFireability-07 23712344 m, 50777 m/sec, 188386565 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1561 secs. Pages in use: 175
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 455/622 158/2000 StigmergyCommit-PT-10a-LTLFireability-07 23956024 m, 48736 m/sec, 190531092 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1566 secs. Pages in use: 175
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 460/622 159/2000 StigmergyCommit-PT-10a-LTLFireability-07 24197953 m, 48385 m/sec, 192723912 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1571 secs. Pages in use: 175
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 465/622 161/2000 StigmergyCommit-PT-10a-LTLFireability-07 24448086 m, 50026 m/sec, 194923025 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1576 secs. Pages in use: 175
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 470/622 163/2000 StigmergyCommit-PT-10a-LTLFireability-07 24687800 m, 47942 m/sec, 196981579 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1581 secs. Pages in use: 175
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 475/622 164/2000 StigmergyCommit-PT-10a-LTLFireability-07 24932374 m, 48914 m/sec, 198939623 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1586 secs. Pages in use: 175
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 480/622 166/2000 StigmergyCommit-PT-10a-LTLFireability-07 25184744 m, 50474 m/sec, 201084307 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1591 secs. Pages in use: 175
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 485/622 167/2000 StigmergyCommit-PT-10a-LTLFireability-07 25429661 m, 48983 m/sec, 203249445 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1596 secs. Pages in use: 175
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 490/622 169/2000 StigmergyCommit-PT-10a-LTLFireability-07 25676697 m, 49407 m/sec, 205469019 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1601 secs. Pages in use: 175
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 495/622 171/2000 StigmergyCommit-PT-10a-LTLFireability-07 25927998 m, 50260 m/sec, 207679976 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1606 secs. Pages in use: 175
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 500/622 172/2000 StigmergyCommit-PT-10a-LTLFireability-07 26167993 m, 47999 m/sec, 209808096 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1611 secs. Pages in use: 175
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 505/622 174/2000 StigmergyCommit-PT-10a-LTLFireability-07 26415473 m, 49496 m/sec, 212023710 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1616 secs. Pages in use: 175
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 510/622 176/2000 StigmergyCommit-PT-10a-LTLFireability-07 26664375 m, 49780 m/sec, 214212029 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1621 secs. Pages in use: 176
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 515/622 177/2000 StigmergyCommit-PT-10a-LTLFireability-07 26902187 m, 47562 m/sec, 216275207 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1626 secs. Pages in use: 177
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 520/622 179/2000 StigmergyCommit-PT-10a-LTLFireability-07 27155874 m, 50737 m/sec, 218027516 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1631 secs. Pages in use: 179
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 525/622 180/2000 StigmergyCommit-PT-10a-LTLFireability-07 27422200 m, 53265 m/sec, 220019952 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1636 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 530/622 182/2000 StigmergyCommit-PT-10a-LTLFireability-07 27688114 m, 53182 m/sec, 222092751 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1641 secs. Pages in use: 182
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 535/622 184/2000 StigmergyCommit-PT-10a-LTLFireability-07 27950745 m, 52526 m/sec, 224202801 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1646 secs. Pages in use: 184
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-00: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-08: AG false findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
========== file over 1MB has been truncated ======
retrieve it from the run archives if needed
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="StigmergyCommit-PT-10a"
export BK_EXAMINATION="LTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is StigmergyCommit-PT-10a, examination is LTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r401-tall-171690533900220"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/StigmergyCommit-PT-10a.tgz
mv StigmergyCommit-PT-10a execution
cd execution
if [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "UpperBounds" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] || [ "LTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;