MCC'2024- Execution of r401-tall-171690533900219

About the Execution of LoLA for StigmergyCommit-PT-10a

Execution Summary
Max Memory Used (MB)	Time wait (ms)	CPU Usage (ms)	I/O Wait (ms)	Computed Result	Execution Status
16207.479	1165863.00	1236882.00	3859.30	?T???????T??????	normal

Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2024-input.r401-tall-171690533900219.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
..............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is StigmergyCommit-PT-10a, examination is LTLCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r401-tall-171690533900219
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 155M
-rw-r--r-- 1 mcc users 5.9K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 56K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 6.3K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 56K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 3.8K May 19 07:17 LTLCardinality.txt
-rw-r--r-- 1 mcc users 29K May 19 16:42 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.2K May 19 07:34 LTLFireability.txt
-rw-r--r-- 1 mcc users 18K May 19 19:24 LTLFireability.xml
-rw-r--r-- 1 mcc users 14K Apr 11 17:58 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 157K Apr 11 17:58 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 8.2K Apr 11 17:53 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 64K Apr 11 17:53 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.7K Apr 23 07:59 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.7K Apr 23 07:59 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:43 equiv_col
-rw-r--r-- 1 mcc users 4 May 18 16:43 instance
-rw-r--r-- 1 mcc users 6 May 18 16:43 iscolored
-rw-r--r-- 1 mcc users 155M May 18 16:43 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME StigmergyCommit-PT-10a-LTLCardinality-00
FORMULA_NAME StigmergyCommit-PT-10a-LTLCardinality-01
FORMULA_NAME StigmergyCommit-PT-10a-LTLCardinality-02
FORMULA_NAME StigmergyCommit-PT-10a-LTLCardinality-03
FORMULA_NAME StigmergyCommit-PT-10a-LTLCardinality-04
FORMULA_NAME StigmergyCommit-PT-10a-LTLCardinality-05
FORMULA_NAME StigmergyCommit-PT-10a-LTLCardinality-06
FORMULA_NAME StigmergyCommit-PT-10a-LTLCardinality-07
FORMULA_NAME StigmergyCommit-PT-10a-LTLCardinality-08
FORMULA_NAME StigmergyCommit-PT-10a-LTLCardinality-09
FORMULA_NAME StigmergyCommit-PT-10a-LTLCardinality-10
FORMULA_NAME StigmergyCommit-PT-10a-LTLCardinality-11
FORMULA_NAME StigmergyCommit-PT-10a-LTLCardinality-12
FORMULA_NAME StigmergyCommit-PT-10a-LTLCardinality-13
FORMULA_NAME StigmergyCommit-PT-10a-LTLCardinality-14
FORMULA_NAME StigmergyCommit-PT-10a-LTLCardinality-15

=== Now, execution of the tool begins

BK_START 1717105341918

FORMULA StigmergyCommit-PT-10a-LTLCardinality-01 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA StigmergyCommit-PT-10a-LTLCardinality-09 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1717106507781

--------------------
content from stderr:

[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLCardinality.xml[0m
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-01: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-02: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-03: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-04: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-05: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-06: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-07: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-14: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-15: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 301 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-01: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-04: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-05: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-06: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-07: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-14: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-15: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 306 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-01: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-04: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-05: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-06: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-07: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-14: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-15: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 311 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-01: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-04: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-05: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-06: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-07: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-14: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-15: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 316 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-01: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-04: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-05: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-06: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-07: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-14: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-15: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 321 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-01: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-04: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-05: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-06: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-07: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-14: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-15: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 326 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-01: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-04: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-05: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-06: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-07: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-14: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-15: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 331 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-01: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-04: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-05: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-06: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-07: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-14: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-15: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 336 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-01: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-04: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-05: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-06: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-07: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-14: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-15: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 341 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-01: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-04: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-05: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-06: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-07: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-14: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-15: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 346 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-01: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-04: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-05: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-06: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-07: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-14: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-15: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 351 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-01: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-04: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-05: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-06: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-07: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-14: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-15: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 356 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-01: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-04: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-05: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-06: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-07: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-14: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-15: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 361 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-01: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-04: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-05: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-06: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-07: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-14: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-15: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 366 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-01: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-04: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-05: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-06: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-07: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-14: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-15: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 371 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-01: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-04: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-05: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-06: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-07: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-14: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-15: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 376 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-01: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-04: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-05: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-06: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-07: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-14: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-15: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 381 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-01: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-04: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-05: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-06: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-07: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-14: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-15: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 386 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 4 (type CNST) for 3 StigmergyCommit-PT-10a-LTLCardinality-01
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 4 (type CNST) for StigmergyCommit-PT-10a-LTLCardinality-01
[[35mlola[0m][I] result : true
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-04: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-05: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-06: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-07: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-14: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-15: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 391 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-04: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-05: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-06: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-07: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-14: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-15: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 396 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-04: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-05: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-06: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-07: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-14: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-15: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 401 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-04: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-05: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-06: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-07: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-14: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-15: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 406 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-04: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-05: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-06: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-07: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-14: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-15: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 411 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 36 (type EXCL) for 35 StigmergyCommit-PT-10a-LTLCardinality-09
[[35mlola[0m][I] time limit : 159 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 36 (type EXCL) for StigmergyCommit-PT-10a-LTLCardinality-09
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 2
[[35mlola[0m][I] fired transitions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 56 (type EXCL) for 53 StigmergyCommit-PT-10a-LTLCardinality-15
[[35mlola[0m][I] time limit : 167 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-04: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-05: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-14: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-15: CONJ 0 1 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 1/167 1/2000 StigmergyCommit-PT-10a-LTLCardinality-15 33953 m, 6790 m/sec, 295024 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 416 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-06: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-15: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 6/187 2/2000 StigmergyCommit-PT-10a-LTLCardinality-15 172209 m, 27651 m/sec, 1700088 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 421 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 61 (type FNDP) for 18 StigmergyCommit-PT-10a-LTLCardinality-06
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 62 (type EQUN) for 18 StigmergyCommit-PT-10a-LTLCardinality-06
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 62 (type EQUN) for StigmergyCommit-PT-10a-LTLCardinality-06
[[35mlola[0m][I] result : false
[[35mlola[0m][W] CANCELED task # 61 (type FNDP) for StigmergyCommit-PT-10a-LTLCardinality-06 (obsolete)
[[35mlola[0m][I] FINISHED task # 61 (type FNDP) for StigmergyCommit-PT-10a-LTLCardinality-06
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] tried executions : 2
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-06: CONJ 0 2 0 0 5 0 0 1
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-15: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 11/199 3/2000 StigmergyCommit-PT-10a-LTLCardinality-15 314643 m, 28486 m/sec, 3085016 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 426 secs. Pages in use: 3
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-06: CONJ 0 2 0 0 5 0 0 1
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-15: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 16/199 4/2000 StigmergyCommit-PT-10a-LTLCardinality-15 457596 m, 28590 m/sec, 4453791 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 431 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-06: CONJ 0 2 0 0 5 0 0 1
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-15: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 21/199 4/2000 StigmergyCommit-PT-10a-LTLCardinality-15 601818 m, 28844 m/sec, 5813839 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 436 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-06: CONJ 0 2 0 0 5 0 0 1
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-15: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 26/199 5/2000 StigmergyCommit-PT-10a-LTLCardinality-15 743968 m, 28430 m/sec, 7156849 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 441 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-06: CONJ 0 2 0 0 5 0 0 1
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-15: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 31/199 6/2000 StigmergyCommit-PT-10a-LTLCardinality-15 891591 m, 29524 m/sec, 8620428 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 446 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-06: CONJ 0 2 0 0 5 0 0 1
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-15: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 36/199 7/2000 StigmergyCommit-PT-10a-LTLCardinality-15 1031305 m, 27942 m/sec, 10283673 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 451 secs. Pages in use: 7
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-06: CONJ 0 2 0 0 5 0 0 1
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-15: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 41/199 8/2000 StigmergyCommit-PT-10a-LTLCardinality-15 1168493 m, 27437 m/sec, 11920322 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 456 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-06: CONJ 0 2 0 0 5 0 0 1
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-15: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 46/199 9/2000 StigmergyCommit-PT-10a-LTLCardinality-15 1309095 m, 28120 m/sec, 13475145 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 461 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-06: CONJ 0 2 0 0 5 0 0 1
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-15: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 51/199 10/2000 StigmergyCommit-PT-10a-LTLCardinality-15 1447837 m, 27748 m/sec, 15043254 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 466 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-06: CONJ 0 2 0 0 5 0 0 1
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-15: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 56/199 11/2000 StigmergyCommit-PT-10a-LTLCardinality-15 1589100 m, 28252 m/sec, 16583321 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 471 secs. Pages in use: 11
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-06: CONJ 0 2 0 0 5 0 0 1
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-15: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 61/199 12/2000 StigmergyCommit-PT-10a-LTLCardinality-15 1731277 m, 28435 m/sec, 18174274 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 476 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-06: CONJ 0 2 0 0 5 0 0 1
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-15: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 66/199 13/2000 StigmergyCommit-PT-10a-LTLCardinality-15 1872709 m, 28286 m/sec, 19748619 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 481 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-06: CONJ 0 2 0 0 5 0 0 1
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-15: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 71/199 14/2000 StigmergyCommit-PT-10a-LTLCardinality-15 2015092 m, 28476 m/sec, 21265381 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 486 secs. Pages in use: 14
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-06: CONJ 0 2 0 0 5 0 0 1
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-15: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 76/199 15/2000 StigmergyCommit-PT-10a-LTLCardinality-15 2151423 m, 27266 m/sec, 22804310 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 491 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-06: CONJ 0 2 0 0 5 0 0 1
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-15: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 81/199 16/2000 StigmergyCommit-PT-10a-LTLCardinality-15 2292033 m, 28122 m/sec, 24317561 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 496 secs. Pages in use: 16
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-06: CONJ 0 2 0 0 5 0 0 1
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-15: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 86/199 17/2000 StigmergyCommit-PT-10a-LTLCardinality-15 2438995 m, 29392 m/sec, 25919833 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 501 secs. Pages in use: 17
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-06: CONJ 0 2 0 0 5 0 0 1
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-15: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 91/199 18/2000 StigmergyCommit-PT-10a-LTLCardinality-15 2586854 m, 29571 m/sec, 27510219 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 506 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-06: CONJ 0 2 0 0 5 0 0 1
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-15: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 96/199 19/2000 StigmergyCommit-PT-10a-LTLCardinality-15 2734923 m, 29613 m/sec, 29048732 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 511 secs. Pages in use: 19
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-06: CONJ 0 2 0 0 5 0 0 1
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-15: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 101/199 20/2000 StigmergyCommit-PT-10a-LTLCardinality-15 2877190 m, 28453 m/sec, 30667099 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 516 secs. Pages in use: 20
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-06: CONJ 0 2 0 0 5 0 0 1
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-15: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 106/199 21/2000 StigmergyCommit-PT-10a-LTLCardinality-15 3022926 m, 29147 m/sec, 32225211 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 521 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-06: CONJ 0 2 0 0 5 0 0 1
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-15: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 111/199 22/2000 StigmergyCommit-PT-10a-LTLCardinality-15 3169358 m, 29286 m/sec, 33777761 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 526 secs. Pages in use: 22
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-06: CONJ 0 2 0 0 5 0 0 1
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-15: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 116/199 23/2000 StigmergyCommit-PT-10a-LTLCardinality-15 3311674 m, 28463 m/sec, 35343841 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 531 secs. Pages in use: 23
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-06: CONJ 0 2 0 0 5 0 0 1
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-15: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 121/199 24/2000 StigmergyCommit-PT-10a-LTLCardinality-15 3453661 m, 28397 m/sec, 36888116 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 536 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-06: CONJ 0 2 0 0 5 0 0 1
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-15: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 126/199 25/2000 StigmergyCommit-PT-10a-LTLCardinality-15 3595665 m, 28400 m/sec, 38400326 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 541 secs. Pages in use: 25
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-06: CONJ 0 2 0 0 5 0 0 1
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-15: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 131/199 26/2000 StigmergyCommit-PT-10a-LTLCardinality-15 3742456 m, 29358 m/sec, 39949537 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 546 secs. Pages in use: 26
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-06: CONJ 0 2 0 0 5 0 0 1
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-15: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 136/199 27/2000 StigmergyCommit-PT-10a-LTLCardinality-15 3882359 m, 27980 m/sec, 41472680 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 551 secs. Pages in use: 27
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-06: CONJ 0 2 0 0 5 0 0 1
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-15: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 141/199 28/2000 StigmergyCommit-PT-10a-LTLCardinality-15 4018097 m, 27147 m/sec, 42951059 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 556 secs. Pages in use: 28
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-06: CONJ 0 2 0 0 5 0 0 1
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-15: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 146/199 28/2000 StigmergyCommit-PT-10a-LTLCardinality-15 4153773 m, 27135 m/sec, 44405730 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 561 secs. Pages in use: 28
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-06: CONJ 0 2 0 0 5 0 0 1
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-15: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 151/199 29/2000 StigmergyCommit-PT-10a-LTLCardinality-15 4294823 m, 28210 m/sec, 45896131 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 566 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-06: CONJ 0 2 0 0 5 0 0 1
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-15: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 156/199 30/2000 StigmergyCommit-PT-10a-LTLCardinality-15 4435301 m, 28095 m/sec, 47381628 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 571 secs. Pages in use: 30
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-06: CONJ 0 2 0 0 5 0 0 1
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-15: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 161/199 31/2000 StigmergyCommit-PT-10a-LTLCardinality-15 4593253 m, 31590 m/sec, 49034468 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 576 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-06: CONJ 0 2 0 0 5 0 0 1
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-15: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 166/199 33/2000 StigmergyCommit-PT-10a-LTLCardinality-15 4770721 m, 35493 m/sec, 51199040 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 581 secs. Pages in use: 33
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-06: CONJ 0 2 0 0 5 0 0 1
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-15: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 171/199 34/2000 StigmergyCommit-PT-10a-LTLCardinality-15 4949484 m, 35752 m/sec, 53350921 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 586 secs. Pages in use: 34
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-06: CONJ 0 2 0 0 5 0 0 1
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-15: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 176/199 35/2000 StigmergyCommit-PT-10a-LTLCardinality-15 5112758 m, 32654 m/sec, 55632565 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 591 secs. Pages in use: 35
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-06: CONJ 0 2 0 0 5 0 0 1
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-15: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 181/199 36/2000 StigmergyCommit-PT-10a-LTLCardinality-15 5274086 m, 32265 m/sec, 57900467 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 596 secs. Pages in use: 36
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-06: CONJ 0 2 0 0 5 0 0 1
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-15: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 186/199 37/2000 StigmergyCommit-PT-10a-LTLCardinality-15 5437751 m, 32733 m/sec, 60124177 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 601 secs. Pages in use: 37
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-06: CONJ 0 2 0 0 5 0 0 1
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-15: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 191/199 38/2000 StigmergyCommit-PT-10a-LTLCardinality-15 5594811 m, 31412 m/sec, 62350837 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 606 secs. Pages in use: 38
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-06: CONJ 0 2 0 0 5 0 0 1
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-15: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 196/199 39/2000 StigmergyCommit-PT-10a-LTLCardinality-15 5765527 m, 34143 m/sec, 64479245 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 611 secs. Pages in use: 39
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 56 (type EXCL) for StigmergyCommit-PT-10a-LTLCardinality-15 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-06: CONJ 0 2 0 0 5 0 0 1
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-15: CONJ 0 1 0 0 2 1 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 616 secs. Pages in use: 40
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 51 (type EXCL) for 50 StigmergyCommit-PT-10a-LTLCardinality-14
[[35mlola[0m][I] time limit : 198 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 56 (type EXCL) for 53 StigmergyCommit-PT-10a-LTLCardinality-15
[[35mlola[0m][I] time limit : 2984 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 51 (type EXCL) for StigmergyCommit-PT-10a-LTLCardinality-14
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 70
[[35mlola[0m][I] fired transitions : 70
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-06: CONJ 0 2 0 0 5 0 0 1
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-15: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 5/198 1/5 StigmergyCommit-PT-10a-LTLCardinality-15 139157 m, -1125274 m/sec, 1378325 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 621 secs. Pages in use: 40
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-06: CONJ 0 2 0 0 5 0 0 1
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-15: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 10/198 2/5 StigmergyCommit-PT-10a-LTLCardinality-15 279222 m, 28013 m/sec, 2747247 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 626 secs. Pages in use: 40
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-06: CONJ 0 2 0 0 5 0 0 1
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-15: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 15/198 3/5 StigmergyCommit-PT-10a-LTLCardinality-15 418203 m, 27796 m/sec, 4071124 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 631 secs. Pages in use: 40
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-06: CONJ 0 2 0 0 5 0 0 1
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-15: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 20/198 4/5 StigmergyCommit-PT-10a-LTLCardinality-15 560419 m, 28443 m/sec, 5429800 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 636 secs. Pages in use: 40
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-06: CONJ 0 2 0 0 5 0 0 1
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-15: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 25/198 5/5 StigmergyCommit-PT-10a-LTLCardinality-15 700301 m, 27976 m/sec, 6750656 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 641 secs. Pages in use: 40
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 56 (type EXCL) for StigmergyCommit-PT-10a-LTLCardinality-15 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-06: CONJ 0 2 0 0 5 0 0 1
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-15: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 646 secs. Pages in use: 40
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 48 (type EXCL) for 47 StigmergyCommit-PT-10a-LTLCardinality-13
[[35mlola[0m][I] time limit : 211 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 48 (type EXCL) for StigmergyCommit-PT-10a-LTLCardinality-13
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 45 (type EXCL) for 44 StigmergyCommit-PT-10a-LTLCardinality-12
[[35mlola[0m][I] time limit : 227 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 45 (type EXCL) for StigmergyCommit-PT-10a-LTLCardinality-12
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 70
[[35mlola[0m][I] fired transitions : 70
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 42 (type EXCL) for 41 StigmergyCommit-PT-10a-LTLCardinality-11
[[35mlola[0m][I] time limit : 246 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 42 (type EXCL) for StigmergyCommit-PT-10a-LTLCardinality-11
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 70
[[35mlola[0m][I] fired transitions : 70
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 39 (type EXCL) for 38 StigmergyCommit-PT-10a-LTLCardinality-10
[[35mlola[0m][I] time limit : 268 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 39 (type EXCL) for StigmergyCommit-PT-10a-LTLCardinality-10
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 71
[[35mlola[0m][I] fired transitions : 71
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 33 (type EXCL) for 32 StigmergyCommit-PT-10a-LTLCardinality-08
[[35mlola[0m][I] time limit : 295 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 33 (type EXCL) for StigmergyCommit-PT-10a-LTLCardinality-08
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 71
[[35mlola[0m][I] fired transitions : 71
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 30 (type EXCL) for 29 StigmergyCommit-PT-10a-LTLCardinality-07
[[35mlola[0m][I] time limit : 328 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 30 (type EXCL) for StigmergyCommit-PT-10a-LTLCardinality-07
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 2
[[35mlola[0m][I] fired transitions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 27 (type EXCL) for 18 StigmergyCommit-PT-10a-LTLCardinality-06
[[35mlola[0m][I] time limit : 369 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-06: CONJ 0 1 1 0 5 0 0 1
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-15: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 5/369 1/2000 StigmergyCommit-PT-10a-LTLCardinality-06 138122 m, 27624 m/sec, 1357448 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 651 secs. Pages in use: 40
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-06: CONJ 0 1 1 0 5 0 0 1
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-15: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 10/369 2/2000 StigmergyCommit-PT-10a-LTLCardinality-06 278695 m, 28114 m/sec, 2701020 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 656 secs. Pages in use: 40
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-06: CONJ 0 1 1 0 5 0 0 1
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-15: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 15/369 3/2000 StigmergyCommit-PT-10a-LTLCardinality-06 419747 m, 28210 m/sec, 4036521 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 661 secs. Pages in use: 40
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-06: CONJ 0 1 1 0 5 0 0 1
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-15: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 20/369 4/2000 StigmergyCommit-PT-10a-LTLCardinality-06 558577 m, 27766 m/sec, 5673353 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 666 secs. Pages in use: 40
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-06: CONJ 0 1 1 0 5 0 0 1
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-15: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 25/369 5/2000 StigmergyCommit-PT-10a-LTLCardinality-06 697270 m, 27738 m/sec, 7235169 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 671 secs. Pages in use: 40
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-06: CONJ 0 1 1 0 5 0 0 1
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-15: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 30/369 6/2000 StigmergyCommit-PT-10a-LTLCardinality-06 838209 m, 28187 m/sec, 8794685 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 676 secs. Pages in use: 40
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-06: CONJ 0 1 1 0 5 0 0 1
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-15: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 35/369 7/2000 StigmergyCommit-PT-10a-LTLCardinality-06 980301 m, 28418 m/sec, 10348968 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 681 secs. Pages in use: 40
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-06: CONJ 0 1 1 0 5 0 0 1
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-15: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 40/369 8/2000 StigmergyCommit-PT-10a-LTLCardinality-06 1116845 m, 27308 m/sec, 11845008 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 686 secs. Pages in use: 40
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-06: CONJ 0 1 1 0 5 0 0 1
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-15: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 45/369 9/2000 StigmergyCommit-PT-10a-LTLCardinality-06 1260193 m, 28669 m/sec, 13397795 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 691 secs. Pages in use: 40
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-06: CONJ 0 1 1 0 5 0 0 1
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-15: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 50/369 10/2000 StigmergyCommit-PT-10a-LTLCardinality-06 1404901 m, 28941 m/sec, 14962901 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 696 secs. Pages in use: 40
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-06: CONJ 0 1 1 0 5 0 0 1
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-15: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 55/369 11/2000 StigmergyCommit-PT-10a-LTLCardinality-06 1548806 m, 28781 m/sec, 16510103 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 701 secs. Pages in use: 40
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-06: CONJ 0 1 1 0 5 0 0 1
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-15: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 60/369 12/2000 StigmergyCommit-PT-10a-LTLCardinality-06 1692217 m, 28682 m/sec, 18066432 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 706 secs. Pages in use: 40
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-06: CONJ 0 1 1 0 5 0 0 1
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-15: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 65/369 13/2000 StigmergyCommit-PT-10a-LTLCardinality-06 1834823 m, 28521 m/sec, 19581802 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 711 secs. Pages in use: 40
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-06: CONJ 0 1 1 0 5 0 0 1
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-15: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 70/369 14/2000 StigmergyCommit-PT-10a-LTLCardinality-06 1973861 m, 27807 m/sec, 21095244 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 716 secs. Pages in use: 40
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-06: CONJ 0 1 1 0 5 0 0 1
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-15: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 75/369 15/2000 StigmergyCommit-PT-10a-LTLCardinality-06 2109182 m, 27064 m/sec, 22545052 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 721 secs. Pages in use: 40
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-06: CONJ 0 1 1 0 5 0 0 1
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-15: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 80/369 16/2000 StigmergyCommit-PT-10a-LTLCardinality-06 2248214 m, 27806 m/sec, 24008049 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 726 secs. Pages in use: 40
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-06: CONJ 0 1 1 0 5 0 0 1
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-15: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 85/369 17/2000 StigmergyCommit-PT-10a-LTLCardinality-06 2425094 m, 35376 m/sec, 26073638 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 731 secs. Pages in use: 40
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-06: CONJ 0 1 1 0 5 0 0 1
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-15: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 90/369 19/2000 StigmergyCommit-PT-10a-LTLCardinality-06 2592663 m, 33513 m/sec, 28347729 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 736 secs. Pages in use: 40
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-06: CONJ 0 1 1 0 5 0 0 1
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-15: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 95/369 20/2000 StigmergyCommit-PT-10a-LTLCardinality-06 2756638 m, 32795 m/sec, 30611678 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 741 secs. Pages in use: 40
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-06: CONJ 0 1 1 0 5 0 0 1
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-15: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 100/369 21/2000 StigmergyCommit-PT-10a-LTLCardinality-06 2923584 m, 33389 m/sec, 32787428 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 746 secs. Pages in use: 40
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-06: CONJ 0 1 1 0 5 0 0 1
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-15: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 105/369 22/2000 StigmergyCommit-PT-10a-LTLCardinality-06 3089835 m, 33250 m/sec, 34924592 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 751 secs. Pages in use: 40
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-06: CONJ 0 1 1 0 5 0 0 1
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-15: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 110/369 23/2000 StigmergyCommit-PT-10a-LTLCardinality-06 3255531 m, 33139 m/sec, 37027987 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 756 secs. Pages in use: 40
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-06: CONJ 0 1 1 0 5 0 0 1
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-15: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 115/369 24/2000 StigmergyCommit-PT-10a-LTLCardinality-06 3416826 m, 32259 m/sec, 39134290 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 761 secs. Pages in use: 40
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-06: CONJ 0 1 1 0 5 0 0 1
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-15: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 120/369 25/2000 StigmergyCommit-PT-10a-LTLCardinality-06 3591147 m, 34864 m/sec, 41340436 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 766 secs. Pages in use: 40
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-06: CONJ 0 1 1 0 5 0 0 1
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-15: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 125/369 26/2000 StigmergyCommit-PT-10a-LTLCardinality-06 3761875 m, 34145 m/sec, 43411734 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 771 secs. Pages in use: 40
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-06: CONJ 0 1 1 0 5 0 0 1
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-15: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 130/369 27/2000 StigmergyCommit-PT-10a-LTLCardinality-06 3923248 m, 32274 m/sec, 45462539 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 776 secs. Pages in use: 40
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-06: CONJ 0 1 1 0 5 0 0 1
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-15: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 135/369 28/2000 StigmergyCommit-PT-10a-LTLCardinality-06 4084392 m, 32228 m/sec, 47439142 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 781 secs. Pages in use: 40
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-06: CONJ 0 1 1 0 5 0 0 1
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-15: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 140/369 30/2000 StigmergyCommit-PT-10a-LTLCardinality-06 4254174 m, 33956 m/sec, 49451944 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 786 secs. Pages in use: 40
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-06: CONJ 0 1 1 0 5 0 0 1
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-15: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 145/369 31/2000 StigmergyCommit-PT-10a-LTLCardinality-06 4421679 m, 33501 m/sec, 51643919 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 791 secs. Pages in use: 40
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-06: CONJ 0 1 1 0 5 0 0 1
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-15: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 150/369 32/2000 StigmergyCommit-PT-10a-LTLCardinality-06 4591500 m, 33964 m/sec, 53734128 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 796 secs. Pages in use: 40
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-06: CONJ 0 1 1 0 5 0 0 1
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-15: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 155/369 33/2000 StigmergyCommit-PT-10a-LTLCardinality-06 4756217 m, 32943 m/sec, 55711044 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 801 secs. Pages in use: 40
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-06: CONJ 0 1 1 0 5 0 0 1
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-15: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 160/369 34/2000 StigmergyCommit-PT-10a-LTLCardinality-06 4912277 m, 31212 m/sec, 57770992 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 806 secs. Pages in use: 40
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-06: CONJ 0 1 1 0 5 0 0 1
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-15: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 165/369 35/2000 StigmergyCommit-PT-10a-LTLCardinality-06 5072697 m, 32084 m/sec, 59747391 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 811 secs. Pages in use: 40
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-06: CONJ 0 1 1 0 5 0 0 1
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-15: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 170/369 36/2000 StigmergyCommit-PT-10a-LTLCardinality-06 5232567 m, 31974 m/sec, 61702588 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 816 secs. Pages in use: 40
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-06: CONJ 0 1 1 0 5 0 0 1
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-15: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 175/369 37/2000 StigmergyCommit-PT-10a-LTLCardinality-06 5405864 m, 34659 m/sec, 63821004 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 821 secs. Pages in use: 40
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-06: CONJ 0 1 1 0 5 0 0 1
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-15: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 180/369 38/2000 StigmergyCommit-PT-10a-LTLCardinality-06 5580275 m, 34882 m/sec, 66031461 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 826 secs. Pages in use: 40
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-06: CONJ 0 1 1 0 5 0 0 1
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-15: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 185/369 39/2000 StigmergyCommit-PT-10a-LTLCardinality-06 5759549 m, 35854 m/sec, 68217542 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 831 secs. Pages in use: 40
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-06: CONJ 0 1 1 0 5 0 0 1
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-15: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 190/369 41/2000 StigmergyCommit-PT-10a-LTLCardinality-06 5937495 m, 35589 m/sec, 70358014 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 836 secs. Pages in use: 41
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-06: CONJ 0 1 1 0 5 0 0 1
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-15: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 195/369 42/2000 StigmergyCommit-PT-10a-LTLCardinality-06 6108275 m, 34156 m/sec, 72403186 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 841 secs. Pages in use: 42
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-06: CONJ 0 1 1 0 5 0 0 1
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-15: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 200/369 43/2000 StigmergyCommit-PT-10a-LTLCardinality-06 6280383 m, 34421 m/sec, 74624388 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 846 secs. Pages in use: 43
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-06: CONJ 0 1 1 0 5 0 0 1
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-15: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 205/369 44/2000 StigmergyCommit-PT-10a-LTLCardinality-06 6453125 m, 34548 m/sec, 76781839 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 851 secs. Pages in use: 44
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-06: CONJ 0 1 1 0 5 0 0 1
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-15: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 210/369 45/2000 StigmergyCommit-PT-10a-LTLCardinality-06 6623352 m, 34045 m/sec, 78843535 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 856 secs. Pages in use: 45
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-06: CONJ 0 1 1 0 5 0 0 1
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-15: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 215/369 46/2000 StigmergyCommit-PT-10a-LTLCardinality-06 6791846 m, 33698 m/sec, 80908399 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 861 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-06: CONJ 0 1 1 0 5 0 0 1
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-15: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 220/369 47/2000 StigmergyCommit-PT-10a-LTLCardinality-06 6968041 m, 35239 m/sec, 83035620 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 866 secs. Pages in use: 47
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-06: CONJ 0 1 1 0 5 0 0 1
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-15: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 225/369 49/2000 StigmergyCommit-PT-10a-LTLCardinality-06 7144939 m, 35379 m/sec, 85174248 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 871 secs. Pages in use: 49
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-06: CONJ 0 1 1 0 5 0 0 1
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-15: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 230/369 50/2000 StigmergyCommit-PT-10a-LTLCardinality-06 7309969 m, 33006 m/sec, 87291949 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 876 secs. Pages in use: 50
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-06: CONJ 0 1 1 0 5 0 0 1
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-15: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 235/369 51/2000 StigmergyCommit-PT-10a-LTLCardinality-06 7477153 m, 33436 m/sec, 89370521 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 881 secs. Pages in use: 51
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-06: CONJ 0 1 1 0 5 0 0 1
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-15: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 240/369 52/2000 StigmergyCommit-PT-10a-LTLCardinality-06 7644613 m, 33492 m/sec, 91400702 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 886 secs. Pages in use: 52
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-06: CONJ 0 1 1 0 5 0 0 1
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-15: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 245/369 53/2000 StigmergyCommit-PT-10a-LTLCardinality-06 7805273 m, 32132 m/sec, 93355140 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 891 secs. Pages in use: 53
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-06: CONJ 0 1 1 0 5 0 0 1
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-15: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 250/369 54/2000 StigmergyCommit-PT-10a-LTLCardinality-06 7982920 m, 35529 m/sec, 95492335 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 896 secs. Pages in use: 54
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-06: CONJ 0 1 1 0 5 0 0 1
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-15: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 255/369 55/2000 StigmergyCommit-PT-10a-LTLCardinality-06 8156197 m, 34655 m/sec, 97592724 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 901 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-06: CONJ 0 1 1 0 5 0 0 1
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-15: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 260/369 56/2000 StigmergyCommit-PT-10a-LTLCardinality-06 8329920 m, 34744 m/sec, 99657683 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 906 secs. Pages in use: 56
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-06: CONJ 0 1 1 0 5 0 0 1
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-15: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 265/369 58/2000 StigmergyCommit-PT-10a-LTLCardinality-06 8484317 m, 30879 m/sec, 101687582 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 911 secs. Pages in use: 58
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-06: CONJ 0 1 1 0 5 0 0 1
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-15: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 270/369 59/2000 StigmergyCommit-PT-10a-LTLCardinality-06 8648148 m, 32766 m/sec, 103694683 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 916 secs. Pages in use: 59
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-06: CONJ 0 1 1 0 5 0 0 1
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-15: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 275/369 60/2000 StigmergyCommit-PT-10a-LTLCardinality-06 8806019 m, 31574 m/sec, 105634333 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 921 secs. Pages in use: 60
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-06: CONJ 0 1 1 0 5 0 0 1
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-15: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 280/369 61/2000 StigmergyCommit-PT-10a-LTLCardinality-06 8962615 m, 31319 m/sec, 107547393 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 926 secs. Pages in use: 61
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-06: CONJ 0 1 1 0 5 0 0 1
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-15: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 285/369 62/2000 StigmergyCommit-PT-10a-LTLCardinality-06 9128561 m, 33189 m/sec, 109550766 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 931 secs. Pages in use: 62
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-06: CONJ 0 1 1 0 5 0 0 1
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-15: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 290/369 63/2000 StigmergyCommit-PT-10a-LTLCardinality-06 9296623 m, 33612 m/sec, 111581187 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 936 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-06: CONJ 0 1 1 0 5 0 0 1
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-15: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 295/369 64/2000 StigmergyCommit-PT-10a-LTLCardinality-06 9467158 m, 34107 m/sec, 113601854 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 941 secs. Pages in use: 64
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-06: CONJ 0 1 1 0 5 0 0 1
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-15: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 300/369 65/2000 StigmergyCommit-PT-10a-LTLCardinality-06 9628462 m, 32260 m/sec, 115571864 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 946 secs. Pages in use: 65
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-06: CONJ 0 1 1 0 5 0 0 1
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-15: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 305/369 66/2000 StigmergyCommit-PT-10a-LTLCardinality-06 9787085 m, 31724 m/sec, 117407580 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 951 secs. Pages in use: 66
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-06: CONJ 0 1 1 0 5 0 0 1
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-15: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 310/369 67/2000 StigmergyCommit-PT-10a-LTLCardinality-06 9911235 m, 24830 m/sec, 118798653 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 956 secs. Pages in use: 67
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-06: CONJ 0 1 1 0 5 0 0 1
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-15: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 315/369 68/2000 StigmergyCommit-PT-10a-LTLCardinality-06 10054597 m, 28672 m/sec, 120408184 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 961 secs. Pages in use: 68
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-06: CONJ 0 1 1 0 5 0 0 1
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-15: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 320/369 69/2000 StigmergyCommit-PT-10a-LTLCardinality-06 10209460 m, 30972 m/sec, 121958972 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 966 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-06: CONJ 0 1 1 0 5 0 0 1
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-15: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 325/369 70/2000 StigmergyCommit-PT-10a-LTLCardinality-06 10378985 m, 33905 m/sec, 123650440 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 971 secs. Pages in use: 70
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-06: CONJ 0 1 1 0 5 0 0 1
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-15: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 330/369 72/2000 StigmergyCommit-PT-10a-LTLCardinality-06 10559649 m, 36132 m/sec, 125850132 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 976 secs. Pages in use: 72
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-06: CONJ 0 1 1 0 5 0 0 1
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-15: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 335/369 73/2000 StigmergyCommit-PT-10a-LTLCardinality-06 10744206 m, 36911 m/sec, 127942036 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 981 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-06: CONJ 0 1 1 0 5 0 0 1
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-15: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 340/369 74/2000 StigmergyCommit-PT-10a-LTLCardinality-06 10927726 m, 36704 m/sec, 130042866 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 986 secs. Pages in use: 74
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-06: CONJ 0 1 1 0 5 0 0 1
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-15: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 345/369 75/2000 StigmergyCommit-PT-10a-LTLCardinality-06 11120593 m, 38573 m/sec, 132215197 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 991 secs. Pages in use: 75
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-06: CONJ 0 1 1 0 5 0 0 1
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-15: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 350/369 76/2000 StigmergyCommit-PT-10a-LTLCardinality-06 11310215 m, 37924 m/sec, 134351892 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 996 secs. Pages in use: 76
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-06: CONJ 0 1 1 0 5 0 0 1
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-15: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 355/369 78/2000 StigmergyCommit-PT-10a-LTLCardinality-06 11501369 m, 38230 m/sec, 136498682 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1001 secs. Pages in use: 78
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-06: CONJ 0 1 1 0 5 0 0 1
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-15: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 360/369 79/2000 StigmergyCommit-PT-10a-LTLCardinality-06 11668450 m, 33416 m/sec, 138286404 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1006 secs. Pages in use: 79
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-06: CONJ 0 1 1 0 5 0 0 1
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-15: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 365/369 80/2000 StigmergyCommit-PT-10a-LTLCardinality-06 11798777 m, 26065 m/sec, 139813901 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1011 secs. Pages in use: 80
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 27 (type EXCL) for StigmergyCommit-PT-10a-LTLCardinality-06 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-06: CONJ 0 1 0 0 5 1 0 1
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-15: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1016 secs. Pages in use: 81
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 16 (type EXCL) for 15 StigmergyCommit-PT-10a-LTLCardinality-05
[[35mlola[0m][I] time limit : 369 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 27 (type EXCL) for 18 StigmergyCommit-PT-10a-LTLCardinality-06
[[35mlola[0m][I] time limit : 2584 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 16 (type EXCL) for StigmergyCommit-PT-10a-LTLCardinality-05
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 2
[[35mlola[0m][I] fired transitions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-06: CONJ 0 1 1 0 5 0 0 1
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-15: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 5/369 1/5 StigmergyCommit-PT-10a-LTLCardinality-06 139528 m, -2331849 m/sec, 1372889 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1021 secs. Pages in use: 81
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-06: CONJ 0 1 1 0 5 0 0 1
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-15: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 10/369 2/5 StigmergyCommit-PT-10a-LTLCardinality-06 281208 m, 28336 m/sec, 2724072 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1026 secs. Pages in use: 81
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-06: CONJ 0 1 1 0 5 0 0 1
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-15: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 15/369 3/5 StigmergyCommit-PT-10a-LTLCardinality-06 423853 m, 28529 m/sec, 4078260 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1031 secs. Pages in use: 81
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-06: CONJ 0 1 1 0 5 0 0 1
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-15: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 20/369 4/5 StigmergyCommit-PT-10a-LTLCardinality-06 564513 m, 28132 m/sec, 5739499 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1036 secs. Pages in use: 81
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-06: CONJ 0 1 1 0 5 0 0 1
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-15: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 25/369 5/5 StigmergyCommit-PT-10a-LTLCardinality-06 706228 m, 28343 m/sec, 7322286 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1041 secs. Pages in use: 81
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 27 (type EXCL) for StigmergyCommit-PT-10a-LTLCardinality-06 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-06: CONJ 0 1 0 0 5 0 1 1
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-15: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1046 secs. Pages in use: 81
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 13 (type EXCL) for 12 StigmergyCommit-PT-10a-LTLCardinality-04
[[35mlola[0m][I] time limit : 425 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 13 (type EXCL) for StigmergyCommit-PT-10a-LTLCardinality-04
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 2
[[35mlola[0m][I] fired transitions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 10 (type EXCL) for 9 StigmergyCommit-PT-10a-LTLCardinality-03
[[35mlola[0m][I] time limit : 510 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-06: CONJ 0 1 0 0 5 0 1 1
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-15: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 5/510 3/2000 StigmergyCommit-PT-10a-LTLCardinality-03 425633 m, 85126 m/sec, 1438505 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1051 secs. Pages in use: 81
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-06: CONJ 0 1 0 0 5 0 1 1
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-15: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 10/510 6/2000 StigmergyCommit-PT-10a-LTLCardinality-03 830708 m, 81015 m/sec, 2947810 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1056 secs. Pages in use: 81
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-06: CONJ 0 1 0 0 5 0 1 1
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-15: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 15/510 9/2000 StigmergyCommit-PT-10a-LTLCardinality-03 1232048 m, 80268 m/sec, 4500773 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1061 secs. Pages in use: 81
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-06: CONJ 0 1 0 0 5 0 1 1
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-15: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 20/510 11/2000 StigmergyCommit-PT-10a-LTLCardinality-03 1638370 m, 81264 m/sec, 6129064 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1066 secs. Pages in use: 81
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-06: CONJ 0 1 0 0 5 0 1 1
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-15: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 25/510 14/2000 StigmergyCommit-PT-10a-LTLCardinality-03 2037111 m, 79748 m/sec, 7680389 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1071 secs. Pages in use: 81
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-06: CONJ 0 1 0 0 5 0 1 1
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-15: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 30/510 17/2000 StigmergyCommit-PT-10a-LTLCardinality-03 2436267 m, 79831 m/sec, 9227016 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1076 secs. Pages in use: 81
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-06: CONJ 0 1 0 0 5 0 1 1
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-15: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 35/510 19/2000 StigmergyCommit-PT-10a-LTLCardinality-03 2837174 m, 80181 m/sec, 10810974 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1081 secs. Pages in use: 81
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-06: CONJ 0 1 0 0 5 0 1 1
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-15: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 40/510 22/2000 StigmergyCommit-PT-10a-LTLCardinality-03 3236135 m, 79792 m/sec, 12381430 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1086 secs. Pages in use: 81
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-06: CONJ 0 1 0 0 5 0 1 1
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-15: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 45/510 24/2000 StigmergyCommit-PT-10a-LTLCardinality-03 3624918 m, 77756 m/sec, 13891176 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1091 secs. Pages in use: 81
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-06: CONJ 0 1 0 0 5 0 1 1
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-15: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 50/510 27/2000 StigmergyCommit-PT-10a-LTLCardinality-03 4009839 m, 76984 m/sec, 15432262 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1096 secs. Pages in use: 81
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-06: CONJ 0 1 0 0 5 0 1 1
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-15: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 55/510 29/2000 StigmergyCommit-PT-10a-LTLCardinality-03 4384462 m, 74924 m/sec, 17116880 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1101 secs. Pages in use: 81
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-06: CONJ 0 1 0 0 5 0 1 1
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-15: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 60/510 32/2000 StigmergyCommit-PT-10a-LTLCardinality-03 4756862 m, 74480 m/sec, 18745805 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1106 secs. Pages in use: 81
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-06: CONJ 0 1 0 0 5 0 1 1
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-15: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 65/510 34/2000 StigmergyCommit-PT-10a-LTLCardinality-03 5128863 m, 74400 m/sec, 20374719 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1111 secs. Pages in use: 81
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-06: CONJ 0 1 0 0 5 0 1 1
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-15: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 70/510 37/2000 StigmergyCommit-PT-10a-LTLCardinality-03 5503197 m, 74866 m/sec, 22057696 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1116 secs. Pages in use: 81
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-06: CONJ 0 1 0 0 5 0 1 1
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-15: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 75/510 39/2000 StigmergyCommit-PT-10a-LTLCardinality-03 5874498 m, 74260 m/sec, 23681557 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1121 secs. Pages in use: 81
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-06: CONJ 0 1 0 0 5 0 1 1
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-15: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 80/510 42/2000 StigmergyCommit-PT-10a-LTLCardinality-03 6244561 m, 74012 m/sec, 25303308 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1126 secs. Pages in use: 81
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-06: CONJ 0 1 0 0 5 0 1 1
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-15: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 85/510 44/2000 StigmergyCommit-PT-10a-LTLCardinality-03 6616961 m, 74480 m/sec, 26975446 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1131 secs. Pages in use: 81
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-06: CONJ 0 1 0 0 5 0 1 1
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-15: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 90/510 46/2000 StigmergyCommit-PT-10a-LTLCardinality-03 6996492 m, 75906 m/sec, 28498563 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1136 secs. Pages in use: 81
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-06: CONJ 0 1 0 0 5 0 1 1
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-15: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 95/510 49/2000 StigmergyCommit-PT-10a-LTLCardinality-03 7382388 m, 77179 m/sec, 30042980 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1141 secs. Pages in use: 81
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-06: CONJ 0 1 0 0 5 0 1 1
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-15: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 100/510 51/2000 StigmergyCommit-PT-10a-LTLCardinality-03 7755387 m, 74599 m/sec, 31721653 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1146 secs. Pages in use: 81
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-06: CONJ 0 1 0 0 5 0 1 1
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-15: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 105/510 54/2000 StigmergyCommit-PT-10a-LTLCardinality-03 8128784 m, 74679 m/sec, 33355189 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1151 secs. Pages in use: 81
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-06: CONJ 0 1 0 0 5 0 1 1
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-15: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 110/510 56/2000 StigmergyCommit-PT-10a-LTLCardinality-03 8497547 m, 73752 m/sec, 34969398 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1156 secs. Pages in use: 81
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-07: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-10a-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-10a-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-06: CONJ 0 1 0 0 5 0 1 1
[[35mlola[0m][.] StigmergyCommit-PT-10a-LTLCardinality-15: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 115/510 59/2000 StigmergyCommit-PT-10a-LTLCardinality-03 8846502 m, 69791 m/sec, 36541490 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1161 secs. Pages in use: 81
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
/home/mcc/BenchKit/BenchKit_head.sh: line 23: 405 Killed $BK_TOOL --conf=/home/mcc/BenchKit/bin/myconf --formula=$BK_EXAMINATION.xml $LOLA_TIMELIMIT $LOLA_MEMLIMIT model.pnml

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="StigmergyCommit-PT-10a"
export BK_EXAMINATION="LTLCardinality"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is StigmergyCommit-PT-10a, examination is LTLCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r401-tall-171690533900219"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/StigmergyCommit-PT-10a.tgz
mv StigmergyCommit-PT-10a execution
cd execution
if [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "UpperBounds" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] || [ "LTLCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' LTLCardinality.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;