MCC'2024- Execution of r401-tall-171690533800171

About the Execution of LoLA for StigmergyCommit-PT-07a

Execution Summary
Max Memory Used (MB)	Time wait (ms)	CPU Usage (ms)	I/O Wait (ms)	Computed Result	Execution Status
2742.707	157768.00	161217.00	545.40	FFTFTTFFTFTTTTFF	normal

Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2024-input.r401-tall-171690533800171.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is StigmergyCommit-PT-07a, examination is LTLCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r401-tall-171690533800171
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 5.8M
-rw-r--r-- 1 mcc users 6.1K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 60K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.8K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 56K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 3.7K Apr 23 07:59 LTLCardinality.txt
-rw-r--r-- 1 mcc users 26K Apr 23 07:59 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.3K Apr 23 07:59 LTLFireability.txt
-rw-r--r-- 1 mcc users 16K Apr 23 07:59 LTLFireability.xml
-rw-r--r-- 1 mcc users 11K Apr 11 17:49 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 107K Apr 11 17:49 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 7.2K Apr 11 17:48 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 57K Apr 11 17:48 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.7K Apr 23 07:59 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.7K Apr 23 07:59 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:43 equiv_col
-rw-r--r-- 1 mcc users 4 May 18 16:43 instance
-rw-r--r-- 1 mcc users 6 May 18 16:43 iscolored
-rw-r--r-- 1 mcc users 5.4M May 18 16:43 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME StigmergyCommit-PT-07a-LTLCardinality-00
FORMULA_NAME StigmergyCommit-PT-07a-LTLCardinality-01
FORMULA_NAME StigmergyCommit-PT-07a-LTLCardinality-02
FORMULA_NAME StigmergyCommit-PT-07a-LTLCardinality-03
FORMULA_NAME StigmergyCommit-PT-07a-LTLCardinality-04
FORMULA_NAME StigmergyCommit-PT-07a-LTLCardinality-05
FORMULA_NAME StigmergyCommit-PT-07a-LTLCardinality-06
FORMULA_NAME StigmergyCommit-PT-07a-LTLCardinality-07
FORMULA_NAME StigmergyCommit-PT-07a-LTLCardinality-08
FORMULA_NAME StigmergyCommit-PT-07a-LTLCardinality-09
FORMULA_NAME StigmergyCommit-PT-07a-LTLCardinality-10
FORMULA_NAME StigmergyCommit-PT-07a-LTLCardinality-11
FORMULA_NAME StigmergyCommit-PT-07a-LTLCardinality-12
FORMULA_NAME StigmergyCommit-PT-07a-LTLCardinality-13
FORMULA_NAME StigmergyCommit-PT-07a-LTLCardinality-14
FORMULA_NAME StigmergyCommit-PT-07a-LTLCardinality-15

=== Now, execution of the tool begins

BK_START 1717094107231

FORMULA StigmergyCommit-PT-07a-LTLCardinality-01 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA StigmergyCommit-PT-07a-LTLCardinality-13 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA StigmergyCommit-PT-07a-LTLCardinality-02 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA StigmergyCommit-PT-07a-LTLCardinality-06 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA StigmergyCommit-PT-07a-LTLCardinality-00 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA StigmergyCommit-PT-07a-LTLCardinality-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA StigmergyCommit-PT-07a-LTLCardinality-03 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA StigmergyCommit-PT-07a-LTLCardinality-08 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA StigmergyCommit-PT-07a-LTLCardinality-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA StigmergyCommit-PT-07a-LTLCardinality-12 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA StigmergyCommit-PT-07a-LTLCardinality-11 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA StigmergyCommit-PT-07a-LTLCardinality-09 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA StigmergyCommit-PT-07a-LTLCardinality-07 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA StigmergyCommit-PT-07a-LTLCardinality-05 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA StigmergyCommit-PT-07a-LTLCardinality-04 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA StigmergyCommit-PT-07a-LTLCardinality-10 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
[[35mlola[0m] [1mFINAL RESULTS[0m
[[35mlola[0m] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m] [1m[31mStigmergyCommit-PT-07a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m] [1m[31mStigmergyCommit-PT-07a-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m] [1m[32mStigmergyCommit-PT-07a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m] [1m[31mStigmergyCommit-PT-07a-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m] [1m[32mStigmergyCommit-PT-07a-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m] [1m[32mStigmergyCommit-PT-07a-LTLCardinality-05: CONJ true CONJ[0m
[[35mlola[0m] [1m[31mStigmergyCommit-PT-07a-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m] [1m[31mStigmergyCommit-PT-07a-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m] [1m[32mStigmergyCommit-PT-07a-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m] [1m[31mStigmergyCommit-PT-07a-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m] [1m[32mStigmergyCommit-PT-07a-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m] [1m[32mStigmergyCommit-PT-07a-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m] [1m[32mStigmergyCommit-PT-07a-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m] [1m[32mStigmergyCommit-PT-07a-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m] [1m[31mStigmergyCommit-PT-07a-LTLCardinality-14: AG false state equation[0m
[[35mlola[0m] [1m[31mStigmergyCommit-PT-07a-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m]
[[35mlola[0m] Time elapsed: 157 secs. Pages in use: 79

BK_STOP 1717094264999

--------------------
content from stderr:

[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLCardinality.xml[0m
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] LAUNCH task # 4 (type CNST) for 3 StigmergyCommit-PT-07a-LTLCardinality-01
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 48 (type CNST) for 47 StigmergyCommit-PT-07a-LTLCardinality-13
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 4 (type CNST) for StigmergyCommit-PT-07a-LTLCardinality-01
[[35mlola[0m][I] result : false
[[35mlola[0m][I] FINISHED task # 48 (type CNST) for StigmergyCommit-PT-07a-LTLCardinality-13
[[35mlola[0m][I] result : true
[[35mlola[0m][I] LAUNCH task # 7 (type EXCL) for 6 StigmergyCommit-PT-07a-LTLCardinality-02
[[35mlola[0m][I] time limit : 221 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 7 (type EXCL) for StigmergyCommit-PT-07a-LTLCardinality-02
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 25 (type EXCL) for 22 StigmergyCommit-PT-07a-LTLCardinality-06
[[35mlola[0m][I] time limit : 236 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 25 (type EXCL) for StigmergyCommit-PT-07a-LTLCardinality-06
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 52
[[35mlola[0m][I] fired transitions : 52
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 1 (type EXCL) for 0 StigmergyCommit-PT-07a-LTLCardinality-00
[[35mlola[0m][I] time limit : 272 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 1 (type EXCL) for StigmergyCommit-PT-07a-LTLCardinality-00
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 4
[[35mlola[0m][I] fired transitions : 5
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 33 (type EXCL) for 32 StigmergyCommit-PT-07a-LTLCardinality-08
[[35mlola[0m][I] time limit : 295 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 57 (type FNDP) for 9 StigmergyCommit-PT-07a-LTLCardinality-03
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 58 (type EQUN) for 9 StigmergyCommit-PT-07a-LTLCardinality-03
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 58 (type EQUN) for StigmergyCommit-PT-07a-LTLCardinality-03
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] LAUNCH task # 61 (type FNDP) for 50 StigmergyCommit-PT-07a-LTLCardinality-14
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 62 (type EQUN) for 50 StigmergyCommit-PT-07a-LTLCardinality-14
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 62 (type EQUN) for StigmergyCommit-PT-07a-LTLCardinality-14
[[35mlola[0m][I] result : true
[[35mlola[0m][W] CANCELED task # 61 (type FNDP) for StigmergyCommit-PT-07a-LTLCardinality-14 (obsolete)
[[35mlola[0m][I] FINISHED task # 57 (type FNDP) for StigmergyCommit-PT-07a-LTLCardinality-03
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] FINISHED task # 61 (type FNDP) for StigmergyCommit-PT-07a-LTLCardinality-14
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-07a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-07a-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-07a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-07a-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-07a-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-07a-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-07a-LTLCardinality-14: AG false state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-07a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-07a-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-07a-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-07a-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-07a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-07a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-07a-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-07a-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-07a-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 LTL EXCL 4/354 6/2000 StigmergyCommit-PT-07a-LTLCardinality-08 875453 m, 175090 m/sec, 3010007 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 61 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-07a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-07a-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-07a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-07a-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-07a-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-07a-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-07a-LTLCardinality-14: AG false state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-07a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-07a-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-07a-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-07a-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-07a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-07a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-07a-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-07a-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-07a-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 LTL EXCL 9/354 13/2000 StigmergyCommit-PT-07a-LTLCardinality-08 1837536 m, 192416 m/sec, 6543668 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 66 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-07a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-07a-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-07a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-07a-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-07a-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-07a-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-07a-LTLCardinality-14: AG false state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-07a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-07a-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-07a-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-07a-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-07a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-07a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-07a-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-07a-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-07a-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 LTL EXCL 14/354 16/2000 StigmergyCommit-PT-07a-LTLCardinality-08 2317970 m, 96086 m/sec, 10996980 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 71 secs. Pages in use: 16
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-07a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-07a-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-07a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-07a-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-07a-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-07a-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-07a-LTLCardinality-14: AG false state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-07a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-07a-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-07a-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-07a-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-07a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-07a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-07a-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-07a-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-07a-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 LTL EXCL 19/354 20/2000 StigmergyCommit-PT-07a-LTLCardinality-08 2945143 m, 125434 m/sec, 15010359 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 76 secs. Pages in use: 20
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-07a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-07a-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-07a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-07a-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-07a-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-07a-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-07a-LTLCardinality-14: AG false state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-07a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-07a-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-07a-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-07a-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-07a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-07a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-07a-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-07a-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-07a-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 LTL EXCL 24/354 24/2000 StigmergyCommit-PT-07a-LTLCardinality-08 3532534 m, 117478 m/sec, 19015683 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 81 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-07a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-07a-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-07a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-07a-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-07a-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-07a-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-07a-LTLCardinality-14: AG false state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-07a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-07a-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-07a-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-07a-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-07a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-07a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-07a-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-07a-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-07a-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 LTL EXCL 29/354 27/2000 StigmergyCommit-PT-07a-LTLCardinality-08 4105857 m, 114664 m/sec, 22993334 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 86 secs. Pages in use: 27
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-07a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-07a-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-07a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-07a-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-07a-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-07a-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-07a-LTLCardinality-14: AG false state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-07a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-07a-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-07a-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-07a-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-07a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-07a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-07a-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-07a-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-07a-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 LTL EXCL 34/354 31/2000 StigmergyCommit-PT-07a-LTLCardinality-08 4679335 m, 114695 m/sec, 26917760 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 91 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-07a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-07a-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-07a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-07a-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-07a-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-07a-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-07a-LTLCardinality-14: AG false state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-07a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-07a-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-07a-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-07a-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-07a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-07a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-07a-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-07a-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-07a-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 LTL EXCL 39/354 35/2000 StigmergyCommit-PT-07a-LTLCardinality-08 5252258 m, 114584 m/sec, 30841950 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 96 secs. Pages in use: 35
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-07a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-07a-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-07a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-07a-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-07a-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-07a-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-07a-LTLCardinality-14: AG false state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-07a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-07a-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-07a-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-07a-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-07a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-07a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-07a-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-07a-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-07a-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 LTL EXCL 44/354 39/2000 StigmergyCommit-PT-07a-LTLCardinality-08 5818027 m, 113153 m/sec, 34742973 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 101 secs. Pages in use: 39
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-07a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-07a-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-07a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-07a-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-07a-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-07a-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-07a-LTLCardinality-14: AG false state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-07a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-07a-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-07a-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-07a-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-07a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-07a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-07a-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-07a-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-07a-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 LTL EXCL 49/354 42/2000 StigmergyCommit-PT-07a-LTLCardinality-08 6329043 m, 102203 m/sec, 38287270 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 106 secs. Pages in use: 42
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-07a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-07a-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-07a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-07a-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-07a-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-07a-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-07a-LTLCardinality-14: AG false state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-07a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-07a-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-07a-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-07a-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-07a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-07a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-07a-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-07a-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-07a-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 LTL EXCL 54/354 45/2000 StigmergyCommit-PT-07a-LTLCardinality-08 6858960 m, 105983 m/sec, 42008503 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 111 secs. Pages in use: 45
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-07a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-07a-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-07a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-07a-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-07a-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-07a-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-07a-LTLCardinality-14: AG false state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-07a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-07a-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-07a-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-07a-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-07a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-07a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-07a-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-07a-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-07a-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 LTL EXCL 59/354 49/2000 StigmergyCommit-PT-07a-LTLCardinality-08 7437507 m, 115709 m/sec, 45898924 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 116 secs. Pages in use: 49
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-07a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-07a-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-07a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-07a-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-07a-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-07a-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-07a-LTLCardinality-14: AG false state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-07a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-07a-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-07a-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-07a-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-07a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-07a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-07a-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-07a-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-07a-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 LTL EXCL 64/354 53/2000 StigmergyCommit-PT-07a-LTLCardinality-08 8009054 m, 114309 m/sec, 49923095 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 121 secs. Pages in use: 53
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-07a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-07a-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-07a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-07a-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-07a-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-07a-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-07a-LTLCardinality-14: AG false state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-07a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-07a-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-07a-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-07a-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-07a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-07a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-07a-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-07a-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-07a-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 LTL EXCL 69/354 56/2000 StigmergyCommit-PT-07a-LTLCardinality-08 8582518 m, 114692 m/sec, 53965575 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 126 secs. Pages in use: 56
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-07a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-07a-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-07a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-07a-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-07a-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-07a-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-07a-LTLCardinality-14: AG false state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-07a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-07a-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-07a-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-07a-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-07a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-07a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-07a-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-07a-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-07a-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 LTL EXCL 74/354 60/2000 StigmergyCommit-PT-07a-LTLCardinality-08 9127564 m, 109009 m/sec, 57833680 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 131 secs. Pages in use: 60
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-07a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-07a-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-07a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-07a-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-07a-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-07a-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-07a-LTLCardinality-14: AG false state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-07a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-07a-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-07a-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-07a-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-07a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-07a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-07a-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-07a-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-07a-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 LTL EXCL 79/354 63/2000 StigmergyCommit-PT-07a-LTLCardinality-08 9676278 m, 109742 m/sec, 61661027 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 136 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-07a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-07a-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-07a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-07a-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-07a-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-07a-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-07a-LTLCardinality-14: AG false state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-07a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-07a-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-07a-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-07a-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-07a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-07a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-07a-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-07a-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-07a-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 LTL EXCL 84/354 67/2000 StigmergyCommit-PT-07a-LTLCardinality-08 10204407 m, 105625 m/sec, 65395542 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 141 secs. Pages in use: 67
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-07a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-07a-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-07a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-07a-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-07a-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-07a-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-07a-LTLCardinality-14: AG false state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-07a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-07a-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-07a-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-07a-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-07a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-07a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-07a-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-07a-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-07a-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 LTL EXCL 89/354 71/2000 StigmergyCommit-PT-07a-LTLCardinality-08 10871542 m, 133427 m/sec, 69177794 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 146 secs. Pages in use: 71
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-07a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-07a-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-07a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-07a-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-07a-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-07a-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-07a-LTLCardinality-14: AG false state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-07a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-07a-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-07a-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-07a-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-07a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-07a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-07a-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-07a-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-07a-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 LTL EXCL 94/354 74/2000 StigmergyCommit-PT-07a-LTLCardinality-08 11401156 m, 105922 m/sec, 72912498 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 151 secs. Pages in use: 74
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-07a-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-07a-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-07a-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-07a-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-07a-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-07a-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-07a-LTLCardinality-14: AG false state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-07a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-07a-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-07a-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-07a-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-07a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-07a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-07a-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-07a-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-07a-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 LTL EXCL 99/354 78/2000 StigmergyCommit-PT-07a-LTLCardinality-08 11931959 m, 106160 m/sec, 76707682 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 156 secs. Pages in use: 78
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 33 (type EXCL) for StigmergyCommit-PT-07a-LTLCardinality-08
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 12103577
[[35mlola[0m][I] fired transitions : 77802209
[[35mlola[0m][I] time used : 100
[[35mlola[0m][I] memory pages used : 79
[[35mlola[0m][I] LAUNCH task # 54 (type EXCL) for 53 StigmergyCommit-PT-07a-LTLCardinality-15
[[35mlola[0m][I] time limit : 382 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 54 (type EXCL) for StigmergyCommit-PT-07a-LTLCardinality-15
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 121
[[35mlola[0m][I] fired transitions : 146
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 45 (type EXCL) for 44 StigmergyCommit-PT-07a-LTLCardinality-12
[[35mlola[0m][I] time limit : 430 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 45 (type EXCL) for StigmergyCommit-PT-07a-LTLCardinality-12
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 46
[[35mlola[0m][I] fired transitions : 73
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 42 (type EXCL) for 41 StigmergyCommit-PT-07a-LTLCardinality-11
[[35mlola[0m][I] time limit : 491 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 42 (type EXCL) for StigmergyCommit-PT-07a-LTLCardinality-11
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 46
[[35mlola[0m][I] fired transitions : 73
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 36 (type EXCL) for 35 StigmergyCommit-PT-07a-LTLCardinality-09
[[35mlola[0m][I] time limit : 573 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 36 (type EXCL) for StigmergyCommit-PT-07a-LTLCardinality-09
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 53
[[35mlola[0m][I] fired transitions : 53
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 30 (type EXCL) for 29 StigmergyCommit-PT-07a-LTLCardinality-07
[[35mlola[0m][I] time limit : 688 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 30 (type EXCL) for StigmergyCommit-PT-07a-LTLCardinality-07
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 52
[[35mlola[0m][I] fired transitions : 52
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 20 (type EXCL) for 15 StigmergyCommit-PT-07a-LTLCardinality-05
[[35mlola[0m][I] time limit : 860 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 20 (type EXCL) for StigmergyCommit-PT-07a-LTLCardinality-05
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 10
[[35mlola[0m][I] fired transitions : 9
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 18 (type EXCL) for 15 StigmergyCommit-PT-07a-LTLCardinality-05
[[35mlola[0m][I] time limit : 1147 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 18 (type EXCL) for StigmergyCommit-PT-07a-LTLCardinality-05
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 2
[[35mlola[0m][I] fired transitions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 13 (type EXCL) for 12 StigmergyCommit-PT-07a-LTLCardinality-04
[[35mlola[0m][I] time limit : 1721 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 13 (type EXCL) for StigmergyCommit-PT-07a-LTLCardinality-04
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 46
[[35mlola[0m][I] fired transitions : 73
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 39 (type EXCL) for 38 StigmergyCommit-PT-07a-LTLCardinality-10
[[35mlola[0m][I] time limit : 3443 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 39 (type EXCL) for StigmergyCommit-PT-07a-LTLCardinality-10
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 2259
[[35mlola[0m][I] fired transitions : 8762
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] Portfolio finished: no open formulas

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="StigmergyCommit-PT-07a"
export BK_EXAMINATION="LTLCardinality"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is StigmergyCommit-PT-07a, examination is LTLCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r401-tall-171690533800171"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/StigmergyCommit-PT-07a.tgz
mv StigmergyCommit-PT-07a execution
cd execution
if [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "UpperBounds" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] || [ "LTLCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' LTLCardinality.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;