About the Execution of LoLA for StigmergyCommit-PT-06a
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 767.848 | 31260.00 | 32985.00 | 94.80 | FFTFTFFTTTTFTTFF | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r401-tall-171690533800154.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
....................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is StigmergyCommit-PT-06a, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r401-tall-171690533800154
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 2.2M
-rw-r--r-- 1 mcc users 5.8K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 57K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 6.1K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 58K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 3.6K Apr 23 07:59 LTLCardinality.txt
-rw-r--r-- 1 mcc users 26K Apr 23 07:59 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.4K Apr 23 07:59 LTLFireability.txt
-rw-r--r-- 1 mcc users 18K Apr 23 07:59 LTLFireability.xml
-rw-r--r-- 1 mcc users 9.9K Apr 11 17:51 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 106K Apr 11 17:51 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 8.8K Apr 11 17:51 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 74K Apr 11 17:51 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.7K Apr 23 07:59 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.7K Apr 23 07:59 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:43 equiv_col
-rw-r--r-- 1 mcc users 4 May 18 16:43 instance
-rw-r--r-- 1 mcc users 6 May 18 16:43 iscolored
-rw-r--r-- 1 mcc users 1.8M May 18 16:43 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME StigmergyCommit-PT-06a-CTLFireability-2024-00
FORMULA_NAME StigmergyCommit-PT-06a-CTLFireability-2024-01
FORMULA_NAME StigmergyCommit-PT-06a-CTLFireability-2024-02
FORMULA_NAME StigmergyCommit-PT-06a-CTLFireability-2024-03
FORMULA_NAME StigmergyCommit-PT-06a-CTLFireability-2024-04
FORMULA_NAME StigmergyCommit-PT-06a-CTLFireability-2024-05
FORMULA_NAME StigmergyCommit-PT-06a-CTLFireability-2024-06
FORMULA_NAME StigmergyCommit-PT-06a-CTLFireability-2024-07
FORMULA_NAME StigmergyCommit-PT-06a-CTLFireability-2024-08
FORMULA_NAME StigmergyCommit-PT-06a-CTLFireability-2024-09
FORMULA_NAME StigmergyCommit-PT-06a-CTLFireability-2024-10
FORMULA_NAME StigmergyCommit-PT-06a-CTLFireability-2024-11
FORMULA_NAME StigmergyCommit-PT-06a-CTLFireability-2023-12
FORMULA_NAME StigmergyCommit-PT-06a-CTLFireability-2023-13
FORMULA_NAME StigmergyCommit-PT-06a-CTLFireability-2023-14
FORMULA_NAME StigmergyCommit-PT-06a-CTLFireability-2023-15
=== Now, execution of the tool begins
BK_START 1717090743258
FORMULA StigmergyCommit-PT-06a-CTLFireability-2024-06 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA StigmergyCommit-PT-06a-CTLFireability-2024-10 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA StigmergyCommit-PT-06a-CTLFireability-2023-13 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA StigmergyCommit-PT-06a-CTLFireability-2024-00 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA StigmergyCommit-PT-06a-CTLFireability-2023-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA StigmergyCommit-PT-06a-CTLFireability-2023-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA StigmergyCommit-PT-06a-CTLFireability-2023-12 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA StigmergyCommit-PT-06a-CTLFireability-2024-11 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA StigmergyCommit-PT-06a-CTLFireability-2024-08 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA StigmergyCommit-PT-06a-CTLFireability-2024-07 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA StigmergyCommit-PT-06a-CTLFireability-2024-05 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA StigmergyCommit-PT-06a-CTLFireability-2024-03 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA StigmergyCommit-PT-06a-CTLFireability-2024-02 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA StigmergyCommit-PT-06a-CTLFireability-2024-01 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA StigmergyCommit-PT-06a-CTLFireability-2024-04 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA StigmergyCommit-PT-06a-CTLFireability-2024-09 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
[[35mlola[0m] [1mFINAL RESULTS[0m
[[35mlola[0m] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m] [1m[31mStigmergyCommit-PT-06a-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m] [1m[31mStigmergyCommit-PT-06a-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m] [1m[32mStigmergyCommit-PT-06a-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m] [1m[31mStigmergyCommit-PT-06a-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m] [1m[32mStigmergyCommit-PT-06a-CTLFireability-2024-04: CONJ true CONJ[0m
[[35mlola[0m] [1m[31mStigmergyCommit-PT-06a-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m] [1m[31mStigmergyCommit-PT-06a-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m] [1m[32mStigmergyCommit-PT-06a-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m] [1m[32mStigmergyCommit-PT-06a-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m] [1m[32mStigmergyCommit-PT-06a-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m] [1m[32mStigmergyCommit-PT-06a-CTLFireability-2024-10: DISJ true findpath[0m
[[35mlola[0m] [1m[31mStigmergyCommit-PT-06a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m] [1m[32mStigmergyCommit-PT-06a-CTLFireability-2023-12: CTL true CTL model checker[0m
[[35mlola[0m] [1m[32mStigmergyCommit-PT-06a-CTLFireability-2023-13: CONJ true CONJ[0m
[[35mlola[0m] [1m[31mStigmergyCommit-PT-06a-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m] [1m[31mStigmergyCommit-PT-06a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m]
[[35mlola[0m] Time elapsed: 31 secs. Pages in use: 5
BK_STOP 1717090774518
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mCTLFireability.xml[0m
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] LAUNCH task # 69 (type EXCL) for 12 StigmergyCommit-PT-06a-CTLFireability-2024-04
[[35mlola[0m][I] time limit : 105 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 72 (type EQUN) for 12 StigmergyCommit-PT-06a-CTLFireability-2024-04
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 69 (type EXCL) for StigmergyCommit-PT-06a-CTLFireability-2024-04
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 127
[[35mlola[0m][I] fired transitions : 441
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 72 (type EQUN) for StigmergyCommit-PT-06a-CTLFireability-2024-04 (obsolete)
[[35mlola[0m][I] LAUNCH task # 27 (type CNST) for 26 StigmergyCommit-PT-06a-CTLFireability-2024-06
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[*** LOG ERROR #0001 ***] [2024-05-30 17:39:04] [status_logger] string pointer is null
[[35mlola[0m][I] FINISHED task # 27 (type CNST) for StigmergyCommit-PT-06a-CTLFireability-2024-06
[[35mlola[0m][I] result : false
[[35mlola[0m][I] FINISHED task # 72 (type EQUN) for StigmergyCommit-PT-06a-CTLFireability-2024-04
[[35mlola[0m][I] result : true
[[35mlola[0m][I] LAUNCH task # 1 (type EXCL) for 0 StigmergyCommit-PT-06a-CTLFireability-2024-00
[[35mlola[0m][I] time limit : 143 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 77 (type EQUN) for 38 StigmergyCommit-PT-06a-CTLFireability-2024-10
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 74 (type FNDP) for 55 StigmergyCommit-PT-06a-CTLFireability-2023-13
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 75 (type EQUN) for 55 StigmergyCommit-PT-06a-CTLFireability-2023-13
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 74 (type FNDP) for StigmergyCommit-PT-06a-CTLFireability-2023-13
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][W] CANCELED task # 75 (type EQUN) for StigmergyCommit-PT-06a-CTLFireability-2023-13 (obsolete)
[[35mlola[0m][I] LAUNCH task # 73 (type FNDP) for 38 StigmergyCommit-PT-06a-CTLFireability-2024-10
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 73 (type FNDP) for StigmergyCommit-PT-06a-CTLFireability-2024-10
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][W] CANCELED task # 77 (type EQUN) for StigmergyCommit-PT-06a-CTLFireability-2024-10 (obsolete)
[[35mlola[0m][I] FINISHED task # 77 (type EQUN) for StigmergyCommit-PT-06a-CTLFireability-2024-10
[[35mlola[0m][I] result : true
[[35mlola[0m][I] LAUNCH task # 79 (type FNDP) for 55 StigmergyCommit-PT-06a-CTLFireability-2023-13
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 80 (type EQUN) for 55 StigmergyCommit-PT-06a-CTLFireability-2023-13
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 85 (type EQUN) for 12 StigmergyCommit-PT-06a-CTLFireability-2024-04
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 79 (type FNDP) for StigmergyCommit-PT-06a-CTLFireability-2023-13
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][W] CANCELED task # 80 (type EQUN) for StigmergyCommit-PT-06a-CTLFireability-2023-13 (obsolete)
[[35mlola[0m][I] LAUNCH task # 87 (type EQUN) for 12 StigmergyCommit-PT-06a-CTLFireability-2024-04
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 80 (type EQUN) for StigmergyCommit-PT-06a-CTLFireability-2023-13
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 75 (type EQUN) for StigmergyCommit-PT-06a-CTLFireability-2023-13
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] FINISHED task # 85 (type EQUN) for StigmergyCommit-PT-06a-CTLFireability-2024-04
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 87 (type EQUN) for StigmergyCommit-PT-06a-CTLFireability-2024-04
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] FINISHED task # 1 (type EXCL) for StigmergyCommit-PT-06a-CTLFireability-2024-00
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 372557
[[35mlola[0m][I] fired transitions : 2087125
[[35mlola[0m][I] time used : 2
[[35mlola[0m][I] memory pages used : 2
[[35mlola[0m][I] LAUNCH task # 66 (type EXCL) for 65 StigmergyCommit-PT-06a-CTLFireability-2023-15
[[35mlola[0m][I] time limit : 299 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 66 (type EXCL) for StigmergyCommit-PT-06a-CTLFireability-2023-15
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 46
[[35mlola[0m][I] fired transitions : 93
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 63 (type EXCL) for 62 StigmergyCommit-PT-06a-CTLFireability-2023-14
[[35mlola[0m][I] time limit : 327 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-06a-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-06a-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-06a-CTLFireability-2024-10: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-06a-CTLFireability-2023-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-06a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-06a-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-06a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-06a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-06a-CTLFireability-2024-04: CONJ 0 1 0 0 8 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-06a-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-06a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-06a-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-06a-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-06a-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-06a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-06a-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 63 CTL EXCL 3/327 2/2000 StigmergyCommit-PT-06a-CTLFireability-2023-14 253447 m, 50689 m/sec, 1944701 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 6 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-06a-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-06a-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-06a-CTLFireability-2024-10: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-06a-CTLFireability-2023-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-06a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-06a-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-06a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-06a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-06a-CTLFireability-2024-04: CONJ 0 1 0 0 8 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-06a-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-06a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-06a-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-06a-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-06a-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-06a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-06a-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 63 CTL EXCL 8/327 4/2000 StigmergyCommit-PT-06a-CTLFireability-2023-14 889133 m, 127137 m/sec, 6435879 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 11 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 63 (type EXCL) for StigmergyCommit-PT-06a-CTLFireability-2023-14
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 1153502
[[35mlola[0m][I] fired transitions : 8340294
[[35mlola[0m][I] time used : 10
[[35mlola[0m][I] memory pages used : 5
[[35mlola[0m][I] LAUNCH task # 53 (type EXCL) for 52 StigmergyCommit-PT-06a-CTLFireability-2023-12
[[35mlola[0m][I] time limit : 358 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 53 (type EXCL) for StigmergyCommit-PT-06a-CTLFireability-2023-12
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1878
[[35mlola[0m][I] fired transitions : 6319
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 50 (type EXCL) for 49 StigmergyCommit-PT-06a-CTLFireability-2024-11
[[35mlola[0m][I] time limit : 398 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 50 (type EXCL) for StigmergyCommit-PT-06a-CTLFireability-2024-11
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 50
[[35mlola[0m][I] fired transitions : 242
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 33 (type EXCL) for 32 StigmergyCommit-PT-06a-CTLFireability-2024-08
[[35mlola[0m][I] time limit : 448 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-06a-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-06a-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-06a-CTLFireability-2024-10: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-06a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-06a-CTLFireability-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-06a-CTLFireability-2023-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-06a-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-06a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-06a-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-06a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-06a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-06a-CTLFireability-2024-04: CONJ 0 1 0 0 8 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-06a-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-06a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-06a-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-06a-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 3/448 2/2000 StigmergyCommit-PT-06a-CTLFireability-2024-08 403625 m, 80725 m/sec, 2622490 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 16 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 33 (type EXCL) for StigmergyCommit-PT-06a-CTLFireability-2024-08
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1031211
[[35mlola[0m][I] fired transitions : 7052513
[[35mlola[0m][I] time used : 7
[[35mlola[0m][I] memory pages used : 5
[[35mlola[0m][I] LAUNCH task # 30 (type EXCL) for 29 StigmergyCommit-PT-06a-CTLFireability-2024-07
[[35mlola[0m][I] time limit : 511 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-06a-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-06a-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-06a-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-06a-CTLFireability-2024-10: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-06a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-06a-CTLFireability-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-06a-CTLFireability-2023-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-06a-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-06a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-06a-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-06a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-06a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-06a-CTLFireability-2024-04: CONJ 0 1 0 0 8 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-06a-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-06a-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-06a-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 1/511 1/2000 StigmergyCommit-PT-06a-CTLFireability-2024-07 16714 m, 3342 m/sec, 78884 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 21 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 30 (type EXCL) for StigmergyCommit-PT-06a-CTLFireability-2024-07
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 434149
[[35mlola[0m][I] fired transitions : 2837178
[[35mlola[0m][I] time used : 3
[[35mlola[0m][I] memory pages used : 2
[[35mlola[0m][I] LAUNCH task # 24 (type EXCL) for 23 StigmergyCommit-PT-06a-CTLFireability-2024-05
[[35mlola[0m][I] time limit : 596 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 24 (type EXCL) for StigmergyCommit-PT-06a-CTLFireability-2024-05
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 49
[[35mlola[0m][I] fired transitions : 101
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 10 (type EXCL) for 9 StigmergyCommit-PT-06a-CTLFireability-2024-03
[[35mlola[0m][I] time limit : 715 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-06a-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-06a-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-06a-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-06a-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-06a-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-06a-CTLFireability-2024-10: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-06a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-06a-CTLFireability-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-06a-CTLFireability-2023-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-06a-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-06a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-06a-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-06a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-06a-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-06a-CTLFireability-2024-04: CONJ 0 1 0 0 8 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-06a-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 3/715 2/2000 StigmergyCommit-PT-06a-CTLFireability-2024-03 308179 m, 61635 m/sec, 1798492 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 26 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-06a-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-06a-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-06a-CTLFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-06a-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-06a-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-06a-CTLFireability-2024-10: DISJ true findpath[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-06a-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-06a-CTLFireability-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-06a-CTLFireability-2023-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-06a-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-06a-CTLFireability-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-06a-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-06a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-06a-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-06a-CTLFireability-2024-04: CONJ 0 1 0 0 8 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-06a-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 8/715 5/2000 StigmergyCommit-PT-06a-CTLFireability-2024-03 1005547 m, 139473 m/sec, 6049375 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 31 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 10 (type EXCL) for StigmergyCommit-PT-06a-CTLFireability-2024-03
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 1058840
[[35mlola[0m][I] fired transitions : 6386654
[[35mlola[0m][I] time used : 8
[[35mlola[0m][I] memory pages used : 5
[[35mlola[0m][I] LAUNCH task # 7 (type EXCL) for 6 StigmergyCommit-PT-06a-CTLFireability-2024-02
[[35mlola[0m][I] time limit : 892 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 7 (type EXCL) for StigmergyCommit-PT-06a-CTLFireability-2024-02
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 58
[[35mlola[0m][I] fired transitions : 175
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 4 (type EXCL) for 3 StigmergyCommit-PT-06a-CTLFireability-2024-01
[[35mlola[0m][I] time limit : 1189 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 4 (type EXCL) for StigmergyCommit-PT-06a-CTLFireability-2024-01
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 46
[[35mlola[0m][I] fired transitions : 170
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 82 (type EXCL) for 12 StigmergyCommit-PT-06a-CTLFireability-2024-04
[[35mlola[0m][I] time limit : 1784 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 82 (type EXCL) for StigmergyCommit-PT-06a-CTLFireability-2024-04
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 134
[[35mlola[0m][I] fired transitions : 455
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 36 (type EXCL) for 35 StigmergyCommit-PT-06a-CTLFireability-2024-09
[[35mlola[0m][I] time limit : 3569 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 36 (type EXCL) for StigmergyCommit-PT-06a-CTLFireability-2024-09
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 4563
[[35mlola[0m][I] fired transitions : 46215
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] Portfolio finished: no open formulas
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="StigmergyCommit-PT-06a"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is StigmergyCommit-PT-06a, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r401-tall-171690533800154"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/StigmergyCommit-PT-06a.tgz
mv StigmergyCommit-PT-06a execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;