About the Execution of LoLA for StigmergyCommit-PT-04b
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 4681.000 | 3600000.00 | 1400890.00 | 10487.00 | ????T?T??T?????? | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r401-tall-171690533700129.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is StigmergyCommit-PT-04b, examination is CTLCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r401-tall-171690533700129
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 1.0M
-rw-r--r-- 1 mcc users 7.5K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 81K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.2K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 45K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 3.4K May 19 07:17 LTLCardinality.txt
-rw-r--r-- 1 mcc users 24K May 19 16:41 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.3K May 19 07:34 LTLFireability.txt
-rw-r--r-- 1 mcc users 19K May 19 19:21 LTLFireability.xml
-rw-r--r-- 1 mcc users 8.0K Apr 11 17:53 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 77K Apr 11 17:53 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 8.7K Apr 11 17:53 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 74K Apr 11 17:53 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.7K Apr 23 07:58 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.7K Apr 23 07:58 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:43 equiv_col
-rw-r--r-- 1 mcc users 4 May 18 16:43 instance
-rw-r--r-- 1 mcc users 6 May 18 16:43 iscolored
-rw-r--r-- 1 mcc users 627K May 18 16:43 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME StigmergyCommit-PT-04b-CTLCardinality-2024-00
FORMULA_NAME StigmergyCommit-PT-04b-CTLCardinality-2024-01
FORMULA_NAME StigmergyCommit-PT-04b-CTLCardinality-2024-02
FORMULA_NAME StigmergyCommit-PT-04b-CTLCardinality-2024-03
FORMULA_NAME StigmergyCommit-PT-04b-CTLCardinality-2024-04
FORMULA_NAME StigmergyCommit-PT-04b-CTLCardinality-2024-05
FORMULA_NAME StigmergyCommit-PT-04b-CTLCardinality-2024-06
FORMULA_NAME StigmergyCommit-PT-04b-CTLCardinality-2024-07
FORMULA_NAME StigmergyCommit-PT-04b-CTLCardinality-2024-08
FORMULA_NAME StigmergyCommit-PT-04b-CTLCardinality-2024-09
FORMULA_NAME StigmergyCommit-PT-04b-CTLCardinality-2024-10
FORMULA_NAME StigmergyCommit-PT-04b-CTLCardinality-2024-11
FORMULA_NAME StigmergyCommit-PT-04b-CTLCardinality-2023-12
FORMULA_NAME StigmergyCommit-PT-04b-CTLCardinality-2023-13
FORMULA_NAME StigmergyCommit-PT-04b-CTLCardinality-2023-14
FORMULA_NAME StigmergyCommit-PT-04b-CTLCardinality-2023-15
=== Now, execution of the tool begins
BK_START 1717086375273
FORMULA StigmergyCommit-PT-04b-CTLCardinality-2024-04 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA StigmergyCommit-PT-04b-CTLCardinality-2024-06 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA StigmergyCommit-PT-04b-CTLCardinality-2024-09 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_TIME_CONFINEMENT_REACHED
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mCTLCardinality.xml[0m
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] LAUNCH task # 13 (type CNST) for 12 StigmergyCommit-PT-04b-CTLCardinality-2024-04
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 19 (type CNST) for 18 StigmergyCommit-PT-04b-CTLCardinality-2024-06
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 19 (type CNST) for StigmergyCommit-PT-04b-CTLCardinality-2024-06
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 13 (type CNST) for StigmergyCommit-PT-04b-CTLCardinality-2024-04
[[35mlola[0m][I] result : true
[[35mlola[0m][I] LAUNCH task # 28 (type EXCL) for 27 StigmergyCommit-PT-04b-CTLCardinality-2024-09
[[35mlola[0m][I] time limit : 135 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 28 (type EXCL) for StigmergyCommit-PT-04b-CTLCardinality-2024-09
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 6
[[35mlola[0m][I] fired transitions : 6
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 73 (type EXCL) for 30 StigmergyCommit-PT-04b-CTLCardinality-2024-10
[[35mlola[0m][I] time limit : 135 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 77 (type EQUN) for 50 StigmergyCommit-PT-04b-CTLCardinality-2023-14
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 78 (type FNDP) for 61 StigmergyCommit-PT-04b-CTLCardinality-2023-15
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 79 (type EQUN) for 61 StigmergyCommit-PT-04b-CTLCardinality-2023-15
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 77 (type EQUN) for StigmergyCommit-PT-04b-CTLCardinality-2023-14
[[35mlola[0m][I] result : true
[[35mlola[0m][I] LAUNCH task # 81 (type FNDP) for 61 StigmergyCommit-PT-04b-CTLCardinality-2023-15
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 79 (type EQUN) for StigmergyCommit-PT-04b-CTLCardinality-2023-15
[[35mlola[0m][I] result : true
[[35mlola[0m][W] CANCELED task # 78 (type FNDP) for StigmergyCommit-PT-04b-CTLCardinality-2023-15 (obsolete)
[[35mlola[0m][W] CANCELED task # 81 (type FNDP) for StigmergyCommit-PT-04b-CTLCardinality-2023-15 (obsolete)
[[35mlola[0m][I] FINISHED task # 81 (type FNDP) for StigmergyCommit-PT-04b-CTLCardinality-2023-15
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[*** LOG ERROR #0001 ***] [2024-05-30 16:34:14] [status_logger] string pointer is null
[[35mlola[0m][I] FINISHED task # 78 (type FNDP) for StigmergyCommit-PT-04b-CTLCardinality-2023-15
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] FINISHED task # 73 (type EXCL) for StigmergyCommit-PT-04b-CTLCardinality-2024-10
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 88783
[[35mlola[0m][I] fired transitions : 314196
[[35mlola[0m][I] time used : 3
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 59 (type EXCL) for 50 StigmergyCommit-PT-04b-CTLCardinality-2023-14
[[35mlola[0m][I] time limit : 239 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 59 (type EXCL) for StigmergyCommit-PT-04b-CTLCardinality-2023-14
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 3546
[[35mlola[0m][I] fired transitions : 4440
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 57 (type EXCL) for 50 StigmergyCommit-PT-04b-CTLCardinality-2023-14
[[35mlola[0m][I] time limit : 259 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 57 (type EXCL) for StigmergyCommit-PT-04b-CTLCardinality-2023-14
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 298
[[35mlola[0m][I] fired transitions : 298
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 45 (type EXCL) for 44 StigmergyCommit-PT-04b-CTLCardinality-2023-12
[[35mlola[0m][I] time limit : 283 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 45 (type EXCL) for StigmergyCommit-PT-04b-CTLCardinality-2023-12
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] fired transitions : 2
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 42 (type EXCL) for 41 StigmergyCommit-PT-04b-CTLCardinality-2024-11
[[35mlola[0m][I] time limit : 311 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 42 (type EXCL) for StigmergyCommit-PT-04b-CTLCardinality-2024-11
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 298
[[35mlola[0m][I] fired transitions : 298
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 22 (type EXCL) for 21 StigmergyCommit-PT-04b-CTLCardinality-2024-07
[[35mlola[0m][I] time limit : 346 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 22 (type EXCL) for StigmergyCommit-PT-04b-CTLCardinality-2024-07
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 298
[[35mlola[0m][I] fired transitions : 596
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 16 (type EXCL) for 15 StigmergyCommit-PT-04b-CTLCardinality-2024-05
[[35mlola[0m][I] time limit : 389 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ 0 1 0 0 6 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 1/389 1/2000 StigmergyCommit-PT-04b-CTLCardinality-2024-05 37764 m, 7552 m/sec, 183390 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 482 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ 0 1 0 0 6 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 6/389 2/2000 StigmergyCommit-PT-04b-CTLCardinality-2024-05 190100 m, 30467 m/sec, 1239416 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 487 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ 0 1 0 0 6 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 11/389 2/2000 StigmergyCommit-PT-04b-CTLCardinality-2024-05 329639 m, 27907 m/sec, 2310172 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 492 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ 0 1 0 0 6 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 16/389 3/2000 StigmergyCommit-PT-04b-CTLCardinality-2024-05 465017 m, 27075 m/sec, 3367348 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 497 secs. Pages in use: 3
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ 0 1 0 0 6 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 21/389 4/2000 StigmergyCommit-PT-04b-CTLCardinality-2024-05 598281 m, 26652 m/sec, 4424041 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 502 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ 0 1 0 0 6 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 26/389 4/2000 StigmergyCommit-PT-04b-CTLCardinality-2024-05 734160 m, 27175 m/sec, 5483470 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 507 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ 0 1 0 0 6 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 31/389 5/2000 StigmergyCommit-PT-04b-CTLCardinality-2024-05 868766 m, 26921 m/sec, 6534406 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 512 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ 0 1 0 0 6 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 36/389 6/2000 StigmergyCommit-PT-04b-CTLCardinality-2024-05 1002682 m, 26783 m/sec, 7582525 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 517 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ 0 1 0 0 6 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 41/389 6/2000 StigmergyCommit-PT-04b-CTLCardinality-2024-05 1135179 m, 26499 m/sec, 8629948 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 522 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ 0 1 0 0 6 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 46/389 7/2000 StigmergyCommit-PT-04b-CTLCardinality-2024-05 1269291 m, 26822 m/sec, 9675604 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 527 secs. Pages in use: 7
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ 0 1 0 0 6 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 51/389 8/2000 StigmergyCommit-PT-04b-CTLCardinality-2024-05 1402507 m, 26643 m/sec, 10715211 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 532 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ 0 1 0 0 6 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 56/389 8/2000 StigmergyCommit-PT-04b-CTLCardinality-2024-05 1533336 m, 26165 m/sec, 11752152 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 537 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ 0 1 0 0 6 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 61/389 9/2000 StigmergyCommit-PT-04b-CTLCardinality-2024-05 1665794 m, 26491 m/sec, 12786096 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 542 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ 0 1 0 0 6 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 66/389 10/2000 StigmergyCommit-PT-04b-CTLCardinality-2024-05 1797559 m, 26353 m/sec, 13813768 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 547 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ 0 1 0 0 6 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 71/389 10/2000 StigmergyCommit-PT-04b-CTLCardinality-2024-05 1926984 m, 25885 m/sec, 14839604 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 552 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ 0 1 0 0 6 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 76/389 11/2000 StigmergyCommit-PT-04b-CTLCardinality-2024-05 2057889 m, 26181 m/sec, 15861009 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 557 secs. Pages in use: 11
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ 0 1 0 0 6 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 81/389 12/2000 StigmergyCommit-PT-04b-CTLCardinality-2024-05 2187767 m, 25975 m/sec, 16873827 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 562 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ 0 1 0 0 6 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 86/389 12/2000 StigmergyCommit-PT-04b-CTLCardinality-2024-05 2315126 m, 25471 m/sec, 17883153 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 567 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ 0 1 0 0 6 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 91/389 13/2000 StigmergyCommit-PT-04b-CTLCardinality-2024-05 2443699 m, 25714 m/sec, 18885782 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 572 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ 0 1 0 0 6 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 96/389 14/2000 StigmergyCommit-PT-04b-CTLCardinality-2024-05 2571078 m, 25475 m/sec, 19878535 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 577 secs. Pages in use: 14
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ 0 1 0 0 6 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 101/389 14/2000 StigmergyCommit-PT-04b-CTLCardinality-2024-05 2695366 m, 24857 m/sec, 20864604 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 582 secs. Pages in use: 14
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ 0 1 0 0 6 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 106/389 15/2000 StigmergyCommit-PT-04b-CTLCardinality-2024-05 2820910 m, 25108 m/sec, 21843143 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 587 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ 0 1 0 0 6 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 111/389 15/2000 StigmergyCommit-PT-04b-CTLCardinality-2024-05 2945719 m, 24961 m/sec, 22827724 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 592 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ 0 1 0 0 6 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 116/389 16/2000 StigmergyCommit-PT-04b-CTLCardinality-2024-05 3070275 m, 24911 m/sec, 23803504 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 597 secs. Pages in use: 16
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ 0 1 0 0 6 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 121/389 16/2000 StigmergyCommit-PT-04b-CTLCardinality-2024-05 3194885 m, 24922 m/sec, 24774238 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 602 secs. Pages in use: 16
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ 0 1 0 0 6 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 126/389 17/2000 StigmergyCommit-PT-04b-CTLCardinality-2024-05 3316052 m, 24233 m/sec, 25735073 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 607 secs. Pages in use: 17
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ 0 1 0 0 6 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 131/389 18/2000 StigmergyCommit-PT-04b-CTLCardinality-2024-05 3439985 m, 24786 m/sec, 26700532 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 612 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ 0 1 0 0 6 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 136/389 18/2000 StigmergyCommit-PT-04b-CTLCardinality-2024-05 3563057 m, 24614 m/sec, 27658719 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 617 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ 0 1 0 0 6 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 141/389 19/2000 StigmergyCommit-PT-04b-CTLCardinality-2024-05 3683143 m, 24017 m/sec, 28611333 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 622 secs. Pages in use: 19
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ 0 1 0 0 6 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 146/389 19/2000 StigmergyCommit-PT-04b-CTLCardinality-2024-05 3805631 m, 24497 m/sec, 29565163 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 627 secs. Pages in use: 19
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ 0 1 0 0 6 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 151/389 20/2000 StigmergyCommit-PT-04b-CTLCardinality-2024-05 3925852 m, 24044 m/sec, 30510746 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 632 secs. Pages in use: 20
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ 0 1 0 0 6 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 156/389 20/2000 StigmergyCommit-PT-04b-CTLCardinality-2024-05 4046459 m, 24121 m/sec, 31458609 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 637 secs. Pages in use: 20
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ 0 1 0 0 6 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 161/389 21/2000 StigmergyCommit-PT-04b-CTLCardinality-2024-05 4176057 m, 25919 m/sec, 32445948 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 642 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ 0 1 0 0 6 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 166/389 22/2000 StigmergyCommit-PT-04b-CTLCardinality-2024-05 4305787 m, 25946 m/sec, 33473991 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 647 secs. Pages in use: 22
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ 0 1 0 0 6 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 171/389 22/2000 StigmergyCommit-PT-04b-CTLCardinality-2024-05 4428697 m, 24582 m/sec, 34448721 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 652 secs. Pages in use: 22
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ 0 1 0 0 6 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 176/389 23/2000 StigmergyCommit-PT-04b-CTLCardinality-2024-05 4562020 m, 26664 m/sec, 35404332 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 657 secs. Pages in use: 23
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ 0 1 0 0 6 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 181/389 23/2000 StigmergyCommit-PT-04b-CTLCardinality-2024-05 4693976 m, 26391 m/sec, 36314874 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 662 secs. Pages in use: 23
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ 0 1 0 0 6 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 186/389 24/2000 StigmergyCommit-PT-04b-CTLCardinality-2024-05 4810411 m, 23287 m/sec, 37234329 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 667 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ 0 1 0 0 6 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 191/389 24/2000 StigmergyCommit-PT-04b-CTLCardinality-2024-05 4929592 m, 23836 m/sec, 38162817 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 672 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ 0 1 0 0 6 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 196/389 25/2000 StigmergyCommit-PT-04b-CTLCardinality-2024-05 5047698 m, 23621 m/sec, 39082150 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 677 secs. Pages in use: 25
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ 0 1 0 0 6 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 201/389 26/2000 StigmergyCommit-PT-04b-CTLCardinality-2024-05 5161617 m, 22783 m/sec, 39983139 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 682 secs. Pages in use: 26
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ 0 1 0 0 6 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 206/389 26/2000 StigmergyCommit-PT-04b-CTLCardinality-2024-05 5277625 m, 23201 m/sec, 40886062 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 687 secs. Pages in use: 26
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ 0 1 0 0 6 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 211/389 27/2000 StigmergyCommit-PT-04b-CTLCardinality-2024-05 5392147 m, 22904 m/sec, 41776560 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 692 secs. Pages in use: 27
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ 0 1 0 0 6 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 216/389 27/2000 StigmergyCommit-PT-04b-CTLCardinality-2024-05 5504382 m, 22447 m/sec, 42664023 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 697 secs. Pages in use: 27
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ 0 1 0 0 6 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 221/389 28/2000 StigmergyCommit-PT-04b-CTLCardinality-2024-05 5617766 m, 22676 m/sec, 43547390 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 702 secs. Pages in use: 28
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ 0 1 0 0 6 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 226/389 28/2000 StigmergyCommit-PT-04b-CTLCardinality-2024-05 5731567 m, 22760 m/sec, 44439549 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 707 secs. Pages in use: 28
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ 0 1 0 0 6 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 231/389 29/2000 StigmergyCommit-PT-04b-CTLCardinality-2024-05 5844072 m, 22501 m/sec, 45321878 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 712 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ 0 1 0 0 6 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 236/389 29/2000 StigmergyCommit-PT-04b-CTLCardinality-2024-05 5956861 m, 22557 m/sec, 46199166 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 717 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ 0 1 0 0 6 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 241/389 30/2000 StigmergyCommit-PT-04b-CTLCardinality-2024-05 6066826 m, 21993 m/sec, 47068285 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 722 secs. Pages in use: 30
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ 0 1 0 0 6 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 246/389 30/2000 StigmergyCommit-PT-04b-CTLCardinality-2024-05 6182076 m, 23050 m/sec, 47964948 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 727 secs. Pages in use: 30
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ 0 1 0 0 6 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 251/389 31/2000 StigmergyCommit-PT-04b-CTLCardinality-2024-05 6295483 m, 22681 m/sec, 48848385 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 732 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ 0 1 0 0 6 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 256/389 31/2000 StigmergyCommit-PT-04b-CTLCardinality-2024-05 6406286 m, 22160 m/sec, 49724033 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 737 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ 0 1 0 0 6 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 261/389 32/2000 StigmergyCommit-PT-04b-CTLCardinality-2024-05 6518702 m, 22483 m/sec, 50598300 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 742 secs. Pages in use: 32
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ 0 1 0 0 6 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 266/389 32/2000 StigmergyCommit-PT-04b-CTLCardinality-2024-05 6630791 m, 22417 m/sec, 51470807 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 747 secs. Pages in use: 32
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ 0 1 0 0 6 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 271/389 33/2000 StigmergyCommit-PT-04b-CTLCardinality-2024-05 6740324 m, 21906 m/sec, 52336653 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 752 secs. Pages in use: 33
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ 0 1 0 0 6 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 276/389 33/2000 StigmergyCommit-PT-04b-CTLCardinality-2024-05 6850694 m, 22074 m/sec, 53194994 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 757 secs. Pages in use: 33
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ 0 1 0 0 6 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 281/389 34/2000 StigmergyCommit-PT-04b-CTLCardinality-2024-05 6961309 m, 22123 m/sec, 54055345 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 762 secs. Pages in use: 34
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ 0 1 0 0 6 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 286/389 34/2000 StigmergyCommit-PT-04b-CTLCardinality-2024-05 7069791 m, 21696 m/sec, 54912807 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 767 secs. Pages in use: 34
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ 0 1 0 0 6 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 291/389 35/2000 StigmergyCommit-PT-04b-CTLCardinality-2024-05 7179952 m, 22032 m/sec, 55770232 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 772 secs. Pages in use: 35
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ 0 1 0 0 6 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 296/389 35/2000 StigmergyCommit-PT-04b-CTLCardinality-2024-05 7286308 m, 21271 m/sec, 56610739 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 777 secs. Pages in use: 35
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ 0 1 0 0 6 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 301/389 35/2000 StigmergyCommit-PT-04b-CTLCardinality-2024-05 7394759 m, 21690 m/sec, 57454016 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 782 secs. Pages in use: 35
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ 0 1 0 0 6 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 306/389 36/2000 StigmergyCommit-PT-04b-CTLCardinality-2024-05 7503145 m, 21677 m/sec, 58296909 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 787 secs. Pages in use: 36
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ 0 1 0 0 6 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 311/389 36/2000 StigmergyCommit-PT-04b-CTLCardinality-2024-05 7609457 m, 21262 m/sec, 59137250 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 792 secs. Pages in use: 36
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ 0 1 0 0 6 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 316/389 37/2000 StigmergyCommit-PT-04b-CTLCardinality-2024-05 7718183 m, 21745 m/sec, 59983310 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 797 secs. Pages in use: 37
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ 0 1 0 0 6 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 321/389 37/2000 StigmergyCommit-PT-04b-CTLCardinality-2024-05 7825952 m, 21553 m/sec, 60822767 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 802 secs. Pages in use: 37
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ 0 1 0 0 6 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 326/389 38/2000 StigmergyCommit-PT-04b-CTLCardinality-2024-05 7932125 m, 21234 m/sec, 61660207 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 807 secs. Pages in use: 38
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ 0 1 0 0 6 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 331/389 38/2000 StigmergyCommit-PT-04b-CTLCardinality-2024-05 8039887 m, 21552 m/sec, 62498389 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 812 secs. Pages in use: 38
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ 0 1 0 0 6 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 336/389 39/2000 StigmergyCommit-PT-04b-CTLCardinality-2024-05 8145027 m, 21028 m/sec, 63328940 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 817 secs. Pages in use: 39
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ 0 1 0 0 6 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 341/389 39/2000 StigmergyCommit-PT-04b-CTLCardinality-2024-05 8294203 m, 29835 m/sec, 64335709 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 822 secs. Pages in use: 39
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ 0 1 0 0 6 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 346/389 40/2000 StigmergyCommit-PT-04b-CTLCardinality-2024-05 8444861 m, 30131 m/sec, 65348709 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 827 secs. Pages in use: 40
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ 0 1 0 0 6 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 351/389 41/2000 StigmergyCommit-PT-04b-CTLCardinality-2024-05 8590937 m, 29215 m/sec, 66363840 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 832 secs. Pages in use: 41
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ 0 1 0 0 6 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 356/389 42/2000 StigmergyCommit-PT-04b-CTLCardinality-2024-05 8734257 m, 28664 m/sec, 67369598 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 837 secs. Pages in use: 42
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ 0 1 0 0 6 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 361/389 42/2000 StigmergyCommit-PT-04b-CTLCardinality-2024-05 8876087 m, 28366 m/sec, 68363858 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 842 secs. Pages in use: 42
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ 0 1 0 0 6 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 366/389 43/2000 StigmergyCommit-PT-04b-CTLCardinality-2024-05 9019101 m, 28602 m/sec, 69357889 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 847 secs. Pages in use: 43
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ 0 1 0 0 6 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 371/389 44/2000 StigmergyCommit-PT-04b-CTLCardinality-2024-05 9158919 m, 27963 m/sec, 70338573 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 852 secs. Pages in use: 44
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ 0 1 0 0 6 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 376/389 44/2000 StigmergyCommit-PT-04b-CTLCardinality-2024-05 9297918 m, 27799 m/sec, 71309789 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 857 secs. Pages in use: 44
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ 0 1 0 0 6 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 381/389 45/2000 StigmergyCommit-PT-04b-CTLCardinality-2024-05 9437004 m, 27817 m/sec, 72279368 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 862 secs. Pages in use: 45
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ 0 1 0 0 6 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 386/389 46/2000 StigmergyCommit-PT-04b-CTLCardinality-2024-05 9573375 m, 27274 m/sec, 73235000 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 867 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 16 (type EXCL) for StigmergyCommit-PT-04b-CTLCardinality-2024-05 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ 0 1 0 0 6 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 872 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 7 (type EXCL) for 6 StigmergyCommit-PT-04b-CTLCardinality-2024-02
[[35mlola[0m][I] time limit : 389 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 16 (type EXCL) for 15 StigmergyCommit-PT-04b-CTLCardinality-2024-05
[[35mlola[0m][I] time limit : 2728 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 7 (type EXCL) for StigmergyCommit-PT-04b-CTLCardinality-2024-02
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 5669
[[35mlola[0m][I] fired transitions : 7073
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ 0 1 0 0 6 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 5/389 2/5 StigmergyCommit-PT-04b-CTLCardinality-2024-05 164639 m, -1881747 m/sec, 1062005 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 877 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ 0 1 0 0 6 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 10/389 2/5 StigmergyCommit-PT-04b-CTLCardinality-2024-05 308311 m, 28734 m/sec, 2140783 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 882 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ 0 1 0 0 6 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 15/389 3/5 StigmergyCommit-PT-04b-CTLCardinality-2024-05 446231 m, 27584 m/sec, 3218019 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 887 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ 0 1 0 0 6 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 20/389 4/5 StigmergyCommit-PT-04b-CTLCardinality-2024-05 581469 m, 27047 m/sec, 4290326 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 892 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ 0 1 0 0 6 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 25/389 4/5 StigmergyCommit-PT-04b-CTLCardinality-2024-05 718905 m, 27487 m/sec, 5362584 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 897 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ 0 1 0 0 6 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 30/389 5/5 StigmergyCommit-PT-04b-CTLCardinality-2024-05 855293 m, 27277 m/sec, 6427812 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 902 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 16 (type EXCL) for StigmergyCommit-PT-04b-CTLCardinality-2024-05 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ 0 1 0 0 6 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 907 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 4 (type EXCL) for 3 StigmergyCommit-PT-04b-CTLCardinality-2024-01
[[35mlola[0m][I] time limit : 448 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ 0 1 0 0 6 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 5/448 3/2000 StigmergyCommit-PT-04b-CTLCardinality-2024-01 432508 m, 86501 m/sec, 961765 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 912 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ 0 1 0 0 6 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 10/448 6/2000 StigmergyCommit-PT-04b-CTLCardinality-2024-01 847377 m, 82973 m/sec, 1894483 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 917 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ 0 1 0 0 6 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 15/448 9/2000 StigmergyCommit-PT-04b-CTLCardinality-2024-01 1208469 m, 72218 m/sec, 2790607 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 922 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ 0 1 0 0 6 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 20/448 11/2000 StigmergyCommit-PT-04b-CTLCardinality-2024-01 1540494 m, 66405 m/sec, 3693406 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 927 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ 0 1 0 0 6 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 25/448 12/2000 StigmergyCommit-PT-04b-CTLCardinality-2024-01 1812805 m, 54462 m/sec, 4515062 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 932 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ 0 1 0 0 6 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 30/448 14/2000 StigmergyCommit-PT-04b-CTLCardinality-2024-01 2087825 m, 55004 m/sec, 5378118 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 937 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ 0 1 0 0 6 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 35/448 16/2000 StigmergyCommit-PT-04b-CTLCardinality-2024-01 2417258 m, 65886 m/sec, 6321414 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 942 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ 0 1 0 0 6 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 40/448 17/2000 StigmergyCommit-PT-04b-CTLCardinality-2024-01 2720112 m, 60570 m/sec, 7183198 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 947 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ 0 1 0 0 6 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 45/448 19/2000 StigmergyCommit-PT-04b-CTLCardinality-2024-01 3083582 m, 72694 m/sec, 8052629 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 952 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ 0 1 0 0 6 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 50/448 22/2000 StigmergyCommit-PT-04b-CTLCardinality-2024-01 3442052 m, 71694 m/sec, 8999589 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 957 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ 0 1 0 0 6 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 55/448 23/2000 StigmergyCommit-PT-04b-CTLCardinality-2024-01 3724882 m, 56566 m/sec, 9906956 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 962 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ 0 1 0 0 6 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 60/448 25/2000 StigmergyCommit-PT-04b-CTLCardinality-2024-01 4070075 m, 69038 m/sec, 10802535 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 967 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ 0 1 0 0 6 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 65/448 27/2000 StigmergyCommit-PT-04b-CTLCardinality-2024-01 4395619 m, 65108 m/sec, 11727858 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 972 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ 0 1 0 0 6 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 70/448 29/2000 StigmergyCommit-PT-04b-CTLCardinality-2024-01 4811816 m, 83239 m/sec, 12668971 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 977 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ 0 1 0 0 6 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 75/448 31/2000 StigmergyCommit-PT-04b-CTLCardinality-2024-01 5062563 m, 50149 m/sec, 13593980 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 982 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ 0 1 0 0 6 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 80/448 32/2000 StigmergyCommit-PT-04b-CTLCardinality-2024-01 5324850 m, 52457 m/sec, 14457711 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 987 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ 0 1 0 0 6 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 85/448 34/2000 StigmergyCommit-PT-04b-CTLCardinality-2024-01 5597276 m, 54485 m/sec, 15380631 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 992 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ 0 1 0 0 6 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 90/448 36/2000 StigmergyCommit-PT-04b-CTLCardinality-2024-01 5904382 m, 61421 m/sec, 16327350 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 997 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ 0 1 0 0 6 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 95/448 37/2000 StigmergyCommit-PT-04b-CTLCardinality-2024-01 6176280 m, 54379 m/sec, 17207084 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1002 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ 0 1 0 0 6 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 100/448 39/2000 StigmergyCommit-PT-04b-CTLCardinality-2024-01 6439417 m, 52627 m/sec, 18156605 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1007 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ 0 1 0 0 6 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 105/448 40/2000 StigmergyCommit-PT-04b-CTLCardinality-2024-01 6718440 m, 55804 m/sec, 19086237 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1012 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ 0 1 0 0 6 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 110/448 41/2000 StigmergyCommit-PT-04b-CTLCardinality-2024-01 6983512 m, 53014 m/sec, 19958576 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1017 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ 0 1 0 0 6 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 115/448 43/2000 StigmergyCommit-PT-04b-CTLCardinality-2024-01 7217115 m, 46720 m/sec, 20867853 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1022 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ 0 1 0 0 6 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 120/448 44/2000 StigmergyCommit-PT-04b-CTLCardinality-2024-01 7498165 m, 56210 m/sec, 21708011 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1027 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ 0 1 0 0 6 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 125/448 46/2000 StigmergyCommit-PT-04b-CTLCardinality-2024-01 7735686 m, 47504 m/sec, 22512844 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1032 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ 0 1 0 0 6 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 130/448 47/2000 StigmergyCommit-PT-04b-CTLCardinality-2024-01 7954030 m, 43668 m/sec, 23352812 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1037 secs. Pages in use: 47
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ 0 1 0 0 6 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 135/448 48/2000 StigmergyCommit-PT-04b-CTLCardinality-2024-01 8180046 m, 45203 m/sec, 24096403 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1042 secs. Pages in use: 48
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ 0 1 0 0 6 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 140/448 49/2000 StigmergyCommit-PT-04b-CTLCardinality-2024-01 8400826 m, 44156 m/sec, 24866819 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1047 secs. Pages in use: 49
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ 0 1 0 0 6 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 145/448 50/2000 StigmergyCommit-PT-04b-CTLCardinality-2024-01 8605736 m, 40982 m/sec, 25644535 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1052 secs. Pages in use: 50
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ 0 1 0 0 6 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 150/448 51/2000 StigmergyCommit-PT-04b-CTLCardinality-2024-01 8814433 m, 41739 m/sec, 26426468 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1057 secs. Pages in use: 51
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ 0 1 0 0 6 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 155/448 53/2000 StigmergyCommit-PT-04b-CTLCardinality-2024-01 9125855 m, 62284 m/sec, 27337441 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1062 secs. Pages in use: 53
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ 0 1 0 0 6 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 160/448 54/2000 StigmergyCommit-PT-04b-CTLCardinality-2024-01 9364543 m, 47737 m/sec, 28260084 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1067 secs. Pages in use: 54
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ 0 1 0 0 6 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 165/448 56/2000 StigmergyCommit-PT-04b-CTLCardinality-2024-01 9586944 m, 44480 m/sec, 29137991 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1072 secs. Pages in use: 56
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ 0 1 0 0 6 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 170/448 57/2000 StigmergyCommit-PT-04b-CTLCardinality-2024-01 9801702 m, 42951 m/sec, 30048984 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1077 secs. Pages in use: 57
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ 0 1 0 0 6 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 175/448 58/2000 StigmergyCommit-PT-04b-CTLCardinality-2024-01 10075327 m, 54725 m/sec, 30937883 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1082 secs. Pages in use: 58
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ 0 1 0 0 6 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 180/448 60/2000 StigmergyCommit-PT-04b-CTLCardinality-2024-01 10353631 m, 55660 m/sec, 31796743 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1087 secs. Pages in use: 60
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ 0 1 0 0 6 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 185/448 61/2000 StigmergyCommit-PT-04b-CTLCardinality-2024-01 10637058 m, 56685 m/sec, 32665025 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1092 secs. Pages in use: 61
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ 0 1 0 0 6 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 190/448 64/2000 StigmergyCommit-PT-04b-CTLCardinality-2024-01 10964074 m, 65403 m/sec, 33572789 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1097 secs. Pages in use: 64
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ 0 1 0 0 6 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 195/448 65/2000 StigmergyCommit-PT-04b-CTLCardinality-2024-01 11257811 m, 58747 m/sec, 34484243 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1102 secs. Pages in use: 65
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ 0 1 0 0 6 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 200/448 67/2000 StigmergyCommit-PT-04b-CTLCardinality-2024-01 11555833 m, 59604 m/sec, 35441265 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1107 secs. Pages in use: 67
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ 0 1 0 0 6 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 205/448 68/2000 StigmergyCommit-PT-04b-CTLCardinality-2024-01 11783801 m, 45593 m/sec, 36332551 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1112 secs. Pages in use: 68
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ 0 1 0 0 6 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 210/448 69/2000 StigmergyCommit-PT-04b-CTLCardinality-2024-01 12012169 m, 45673 m/sec, 37221183 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1117 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ 0 1 0 0 6 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 215/448 71/2000 StigmergyCommit-PT-04b-CTLCardinality-2024-01 12254645 m, 48495 m/sec, 38127542 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1122 secs. Pages in use: 71
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ 0 1 0 0 6 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 220/448 72/2000 StigmergyCommit-PT-04b-CTLCardinality-2024-01 12464096 m, 41890 m/sec, 38994483 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1127 secs. Pages in use: 72
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ 0 1 0 0 6 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 225/448 73/2000 StigmergyCommit-PT-04b-CTLCardinality-2024-01 12649390 m, 37058 m/sec, 39781349 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1132 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ 0 1 0 0 6 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 230/448 73/2000 StigmergyCommit-PT-04b-CTLCardinality-2024-01 12827100 m, 35542 m/sec, 40525271 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1137 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ 0 1 0 0 6 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 235/448 75/2000 StigmergyCommit-PT-04b-CTLCardinality-2024-01 13064279 m, 47435 m/sec, 41499285 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1142 secs. Pages in use: 75
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ 0 1 0 0 6 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 240/448 76/2000 StigmergyCommit-PT-04b-CTLCardinality-2024-01 13296932 m, 46530 m/sec, 42459305 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1147 secs. Pages in use: 76
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ 0 1 0 0 6 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 245/448 78/2000 StigmergyCommit-PT-04b-CTLCardinality-2024-01 13524079 m, 45429 m/sec, 43346750 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1152 secs. Pages in use: 78
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ 0 1 0 0 6 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 250/448 79/2000 StigmergyCommit-PT-04b-CTLCardinality-2024-01 13748949 m, 44974 m/sec, 44243218 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1157 secs. Pages in use: 79
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ 0 1 0 0 6 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 255/448 80/2000 StigmergyCommit-PT-04b-CTLCardinality-2024-01 13993303 m, 48870 m/sec, 45158255 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1162 secs. Pages in use: 80
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ 0 1 0 0 6 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 260/448 82/2000 StigmergyCommit-PT-04b-CTLCardinality-2024-01 14288802 m, 59099 m/sec, 46028097 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1167 secs. Pages in use: 82
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ 0 1 0 0 6 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 265/448 84/2000 StigmergyCommit-PT-04b-CTLCardinality-2024-01 14575511 m, 57341 m/sec, 46944714 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1172 secs. Pages in use: 84
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ 0 1 0 0 6 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 270/448 85/2000 StigmergyCommit-PT-04b-CTLCardinality-2024-01 14872511 m, 59400 m/sec, 47885495 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1177 secs. Pages in use: 85
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ 0 1 0 0 6 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 275/448 87/2000 StigmergyCommit-PT-04b-CTLCardinality-2024-01 15118356 m, 49169 m/sec, 48655973 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1182 secs. Pages in use: 87
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ 0 1 0 0 6 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 280/448 88/2000 StigmergyCommit-PT-04b-CTLCardinality-2024-01 15387202 m, 53769 m/sec, 49442539 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1187 secs. Pages in use: 88
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ 0 1 0 0 6 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 285/448 90/2000 StigmergyCommit-PT-04b-CTLCardinality-2024-01 15651574 m, 52874 m/sec, 50296378 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1192 secs. Pages in use: 90
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ 0 1 0 0 6 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 290/448 91/2000 StigmergyCommit-PT-04b-CTLCardinality-2024-01 15910953 m, 51875 m/sec, 51168605 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1197 secs. Pages in use: 91
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ 0 1 0 0 6 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 295/448 93/2000 StigmergyCommit-PT-04b-CTLCardinality-2024-01 16205643 m, 58938 m/sec, 51909811 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1202 secs. Pages in use: 93
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ 0 1 0 0 6 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 300/448 94/2000 StigmergyCommit-PT-04b-CTLCardinality-2024-01 16454106 m, 49692 m/sec, 52696141 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1207 secs. Pages in use: 94
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ 0 1 0 0 6 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 305/448 95/2000 StigmergyCommit-PT-04b-CTLCardinality-2024-01 16657097 m, 40598 m/sec, 53471790 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1212 secs. Pages in use: 95
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ 0 1 0 0 6 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 310/448 97/2000 StigmergyCommit-PT-04b-CTLCardinality-2024-01 16890366 m, 46653 m/sec, 54324713 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1217 secs. Pages in use: 97
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ 0 1 0 0 6 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 315/448 98/2000 StigmergyCommit-PT-04b-CTLCardinality-2024-01 17241817 m, 70290 m/sec, 55163603 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1222 secs. Pages in use: 98
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ 0 1 0 0 6 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 320/448 100/2000 StigmergyCommit-PT-04b-CTLCardinality-2024-01 17492428 m, 50122 m/sec, 55965758 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1227 secs. Pages in use: 100
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ 0 1 0 0 6 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 325/448 101/2000 StigmergyCommit-PT-04b-CTLCardinality-2024-01 17727980 m, 47110 m/sec, 56830434 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1232 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ 0 1 0 0 6 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 330/448 102/2000 StigmergyCommit-PT-04b-CTLCardinality-2024-01 17938876 m, 42179 m/sec, 57681803 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1237 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ 0 1 0 0 6 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 335/448 104/2000 StigmergyCommit-PT-04b-CTLCardinality-2024-01 18169195 m, 46063 m/sec, 58567194 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1242 secs. Pages in use: 104
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ 0 1 0 0 6 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 340/448 105/2000 StigmergyCommit-PT-04b-CTLCardinality-2024-01 18445217 m, 55204 m/sec, 59435262 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1247 secs. Pages in use: 105
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ 0 1 0 0 6 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 345/448 107/2000 StigmergyCommit-PT-04b-CTLCardinality-2024-01 18701042 m, 51165 m/sec, 60275229 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1252 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ 0 1 0 0 6 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 350/448 108/2000 StigmergyCommit-PT-04b-CTLCardinality-2024-01 18978081 m, 55407 m/sec, 61092734 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1257 secs. Pages in use: 108
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ 0 1 0 0 6 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 355/448 110/2000 StigmergyCommit-PT-04b-CTLCardinality-2024-01 19315251 m, 67434 m/sec, 62047122 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1262 secs. Pages in use: 110
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ 0 1 0 0 6 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 360/448 111/2000 StigmergyCommit-PT-04b-CTLCardinality-2024-01 19582882 m, 53526 m/sec, 62999038 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1267 secs. Pages in use: 111
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ 0 1 0 0 6 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 365/448 114/2000 StigmergyCommit-PT-04b-CTLCardinality-2024-01 20011306 m, 85684 m/sec, 63934531 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1272 secs. Pages in use: 114
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ 0 1 0 0 6 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 370/448 116/2000 StigmergyCommit-PT-04b-CTLCardinality-2024-01 20345546 m, 66848 m/sec, 64897017 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1277 secs. Pages in use: 116
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ 0 1 0 0 6 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 375/448 117/2000 StigmergyCommit-PT-04b-CTLCardinality-2024-01 20649488 m, 60788 m/sec, 65831256 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1282 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ 0 1 0 0 6 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 380/448 119/2000 StigmergyCommit-PT-04b-CTLCardinality-2024-01 21015791 m, 73260 m/sec, 66622251 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1287 secs. Pages in use: 119
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ 0 1 0 0 6 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 385/448 121/2000 StigmergyCommit-PT-04b-CTLCardinality-2024-01 21296533 m, 56148 m/sec, 67254572 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1292 secs. Pages in use: 121
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ 0 1 0 0 6 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 390/448 123/2000 StigmergyCommit-PT-04b-CTLCardinality-2024-01 21631132 m, 66919 m/sec, 68036917 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1297 secs. Pages in use: 123
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ 0 1 0 0 6 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 395/448 124/2000 StigmergyCommit-PT-04b-CTLCardinality-2024-01 21949590 m, 63691 m/sec, 68819741 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1302 secs. Pages in use: 124
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ 0 1 0 0 6 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 400/448 126/2000 StigmergyCommit-PT-04b-CTLCardinality-2024-01 22235915 m, 57265 m/sec, 69604537 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1307 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ 0 1 0 0 6 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 405/448 127/2000 StigmergyCommit-PT-04b-CTLCardinality-2024-01 22476218 m, 48060 m/sec, 70324504 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1312 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ 0 1 0 0 6 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 410/448 128/2000 StigmergyCommit-PT-04b-CTLCardinality-2024-01 22726948 m, 50146 m/sec, 71111230 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1317 secs. Pages in use: 128
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ 0 1 0 0 6 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 415/448 130/2000 StigmergyCommit-PT-04b-CTLCardinality-2024-01 23015138 m, 57638 m/sec, 72010846 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1322 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ 0 1 0 0 6 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 420/448 131/2000 StigmergyCommit-PT-04b-CTLCardinality-2024-01 23315368 m, 60046 m/sec, 72817640 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1327 secs. Pages in use: 131
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ 0 1 0 0 6 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 425/448 133/2000 StigmergyCommit-PT-04b-CTLCardinality-2024-01 23624871 m, 61900 m/sec, 73619529 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1332 secs. Pages in use: 133
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ 0 1 0 0 6 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 430/448 135/2000 StigmergyCommit-PT-04b-CTLCardinality-2024-01 23984549 m, 71935 m/sec, 74443129 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1337 secs. Pages in use: 135
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ 0 1 0 0 6 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 435/448 136/2000 StigmergyCommit-PT-04b-CTLCardinality-2024-01 24270173 m, 57124 m/sec, 75338240 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1342 secs. Pages in use: 136
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ 0 1 0 0 6 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 440/448 138/2000 StigmergyCommit-PT-04b-CTLCardinality-2024-01 24525317 m, 51028 m/sec, 76125074 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1347 secs. Pages in use: 138
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ 0 1 0 0 6 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 445/448 139/2000 StigmergyCommit-PT-04b-CTLCardinality-2024-01 24860102 m, 66957 m/sec, 77000839 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1352 secs. Pages in use: 139
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 4 (type EXCL) for StigmergyCommit-PT-04b-CTLCardinality-2024-01 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ 0 1 0 0 6 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1357 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 1 (type EXCL) for 0 StigmergyCommit-PT-04b-CTLCardinality-2024-00
[[35mlola[0m][I] time limit : 448 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 4 (type EXCL) for 3 StigmergyCommit-PT-04b-CTLCardinality-2024-01
[[35mlola[0m][I] time limit : 2243 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 1 (type EXCL) for StigmergyCommit-PT-04b-CTLCardinality-2024-00
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 298
[[35mlola[0m][I] fired transitions : 298
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ 0 1 0 0 6 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 5/448 3/5 StigmergyCommit-PT-04b-CTLCardinality-2024-01 420839 m, -4887852 m/sec, 932249 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1362 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 4 (type EXCL) for StigmergyCommit-PT-04b-CTLCardinality-2024-01 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ 0 1 0 0 6 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1367 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 74 (type EXCL) for 50 StigmergyCommit-PT-04b-CTLCardinality-2023-14
[[35mlola[0m][I] time limit : 558 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 74 (type EXCL) for StigmergyCommit-PT-04b-CTLCardinality-2023-14
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 27
[[35mlola[0m][I] fired transitions : 26
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 48 (type EXCL) for 47 StigmergyCommit-PT-04b-CTLCardinality-2023-13
[[35mlola[0m][I] time limit : 744 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 48 (type EXCL) for StigmergyCommit-PT-04b-CTLCardinality-2023-13
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 30
[[35mlola[0m][I] fired transitions : 31
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 25 (type EXCL) for 24 StigmergyCommit-PT-04b-CTLCardinality-2024-08
[[35mlola[0m][I] time limit : 1116 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 25 (type EXCL) for StigmergyCommit-PT-04b-CTLCardinality-2024-08
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 10585
[[35mlola[0m][I] fired transitions : 46762
[[35mlola[0m][I] time used : 1
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 10 (type EXCL) for 9 StigmergyCommit-PT-04b-CTLCardinality-2024-03
[[35mlola[0m][I] time limit : 2232 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 10 (type EXCL) for StigmergyCommit-PT-04b-CTLCardinality-2024-03
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 446817
[[35mlola[0m][I] fired transitions : 2820431
[[35mlola[0m][I] time used : 2
[[35mlola[0m][I] memory pages used : 2
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1372 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1377 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1382 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1387 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1392 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1397 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1402 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1407 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1412 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1417 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1422 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1427 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1432 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1437 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1442 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1447 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1452 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1457 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1462 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1467 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1472 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1477 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1482 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1487 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1492 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1497 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1502 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1507 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1512 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1517 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1522 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1527 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1532 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1537 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1542 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1547 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1552 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1557 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1562 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1567 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1572 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1577 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1582 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1587 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1592 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1597 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1602 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1607 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1612 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1617 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1622 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1627 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1632 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1637 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1642 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1647 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1652 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1657 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1662 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1667 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1672 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1677 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1682 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1687 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1692 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1697 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1702 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1707 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1712 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1717 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1722 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1727 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1732 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1737 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1742 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1747 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1752 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1757 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1762 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1767 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1772 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1777 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1782 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1787 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1792 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1797 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1802 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1807 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1812 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1817 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1822 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1827 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1832 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1838 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1843 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1848 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1853 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1858 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1863 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1868 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1873 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1878 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1883 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1888 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1893 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1898 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1903 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1908 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1913 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1918 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1923 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1928 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1933 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1938 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1943 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1948 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1953 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1958 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1963 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1968 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1973 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1978 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1983 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1988 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1993 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1998 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2003 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2008 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2013 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2018 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2023 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2028 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2033 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2038 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2043 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2048 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2053 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2058 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2063 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2068 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2073 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2078 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2083 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2088 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2093 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2098 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2103 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2108 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2113 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2118 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2123 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2128 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2133 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2138 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2143 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2148 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2153 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2158 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2163 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2168 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2173 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2178 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2183 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2188 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2193 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2198 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2203 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2208 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2213 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2218 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2223 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2228 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2233 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2238 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2243 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2248 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2253 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2258 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2263 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2268 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2273 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2278 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2283 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2288 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2293 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2298 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2303 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2308 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2313 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2318 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2323 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2328 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2333 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2338 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2343 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2348 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2353 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2358 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2363 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2368 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2373 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2378 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2383 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2388 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2393 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2398 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2403 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2408 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2413 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2418 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2423 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2428 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2433 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2438 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2443 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2448 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2453 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2458 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2463 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2468 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2473 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2478 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2024-10: DISJ true LTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mStigmergyCommit-PT-04b-CTLCardinality-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-14: DISJ true state space / EG[0m
[[35mlola[0m][.] [1m[32mStigmergyCommit-PT-04b-CTLCardinality-2023-15: DISJ true state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] StigmergyCommit-PT-04b-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
========== file over 1MB has been truncated ======
retrieve it from the run archives if needed
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="StigmergyCommit-PT-04b"
export BK_EXAMINATION="CTLCardinality"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is StigmergyCommit-PT-04b, examination is CTLCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r401-tall-171690533700129"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/StigmergyCommit-PT-04b.tgz
mv StigmergyCommit-PT-04b execution
cd execution
if [ "CTLCardinality" = "ReachabilityDeadlock" ] || [ "CTLCardinality" = "UpperBounds" ] || [ "CTLCardinality" = "QuasiLiveness" ] || [ "CTLCardinality" = "StableMarking" ] || [ "CTLCardinality" = "Liveness" ] || [ "CTLCardinality" = "OneSafe" ] || [ "CTLCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLCardinality" = "ReachabilityDeadlock" ] || [ "CTLCardinality" = "QuasiLiveness" ] || [ "CTLCardinality" = "StableMarking" ] || [ "CTLCardinality" = "Liveness" ] || [ "CTLCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;