Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2024-input.r400-tall-171690531600103.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
..................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool itstools
Input is StigmergyCommit-PT-02b, examination is ReachabilityFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r400-tall-171690531600103
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 584K
-rw-r--r-- 1 mcc users 7.0K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 76K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.4K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 47K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 3.4K Apr 23 07:58 LTLCardinality.txt
-rw-r--r-- 1 mcc users 24K Apr 23 07:58 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.2K Apr 23 07:58 LTLFireability.txt
-rw-r--r-- 1 mcc users 15K Apr 23 07:58 LTLFireability.xml
-rw-r--r-- 1 mcc users 7.4K Apr 11 17:42 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 70K Apr 11 17:42 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 6.7K Apr 11 17:41 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 53K Apr 11 17:41 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.7K Apr 23 07:58 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.7K Apr 23 07:58 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:43 equiv_col
-rw-r--r-- 1 mcc users 4 May 18 16:43 instance
-rw-r--r-- 1 mcc users 6 May 18 16:43 iscolored
-rw-r--r-- 1 mcc users 231K May 18 16:43 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME StigmergyCommit-PT-02b-ReachabilityFireability-2024-00
FORMULA_NAME StigmergyCommit-PT-02b-ReachabilityFireability-2024-01
FORMULA_NAME StigmergyCommit-PT-02b-ReachabilityFireability-2024-02
FORMULA_NAME StigmergyCommit-PT-02b-ReachabilityFireability-2024-03
FORMULA_NAME StigmergyCommit-PT-02b-ReachabilityFireability-2024-04
FORMULA_NAME StigmergyCommit-PT-02b-ReachabilityFireability-2024-05
FORMULA_NAME StigmergyCommit-PT-02b-ReachabilityFireability-2024-06
FORMULA_NAME StigmergyCommit-PT-02b-ReachabilityFireability-2024-07
FORMULA_NAME StigmergyCommit-PT-02b-ReachabilityFireability-2024-08
FORMULA_NAME StigmergyCommit-PT-02b-ReachabilityFireability-2024-09
FORMULA_NAME StigmergyCommit-PT-02b-ReachabilityFireability-2024-10
FORMULA_NAME StigmergyCommit-PT-02b-ReachabilityFireability-2024-11
FORMULA_NAME StigmergyCommit-PT-02b-ReachabilityFireability-2024-12
FORMULA_NAME StigmergyCommit-PT-02b-ReachabilityFireability-2024-13
FORMULA_NAME StigmergyCommit-PT-02b-ReachabilityFireability-2024-14
FORMULA_NAME StigmergyCommit-PT-02b-ReachabilityFireability-2024-15

=== Now, execution of the tool begins

BK_START 1716984444151

Invoking MCC driver with
BK_TOOL=itstools
BK_EXAMINATION=ReachabilityFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=StigmergyCommit-PT-02b
BK_MEMORY_CONFINEMENT=16384
Not applying reductions.
Model is PT
ReachabilityFireability PT
Running Version 202405141337
[2024-05-29 12:07:25] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, ReachabilityFireability, -its, -ltsmin, -greatspnpath, /home/mcc/BenchKit/bin//../itstools/bin//..//greatspn/, -order, META, -manyOrder, -smt, -timeout, 3600]
[2024-05-29 12:07:25] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2024-05-29 12:07:25] [INFO ] Load time of PNML (sax parser for PT used): 103 ms
[2024-05-29 12:07:25] [INFO ] Transformed 928 places.
[2024-05-29 12:07:25] [INFO ] Transformed 1040 transitions.
[2024-05-29 12:07:25] [INFO ] Found NUPN structural information;
[2024-05-29 12:07:25] [INFO ] Parsed PT model containing 928 places and 1040 transitions and 2439 arcs in 205 ms.
Parsed 16 properties from file /home/mcc/execution/ReachabilityFireability.xml in 13 ms.
Working with output stream class java.io.PrintStream
[2024-05-29 12:07:26] [INFO ] Flatten gal took : 167 ms
RANDOM walk for 40000 steps (573 resets) in 2106 ms. (18 steps per ms) remains 12/16 properties
FORMULA StigmergyCommit-PT-02b-ReachabilityFireability-2024-09 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA StigmergyCommit-PT-02b-ReachabilityFireability-2024-07 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA StigmergyCommit-PT-02b-ReachabilityFireability-2024-02 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA StigmergyCommit-PT-02b-ReachabilityFireability-2024-01 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
[2024-05-29 12:07:26] [INFO ] Flatten gal took : 110 ms
[2024-05-29 12:07:26] [INFO ] Time to serialize gal into /tmp/ReachabilityCardinality5087036846470706021.gal : 69 ms
[2024-05-29 12:07:26] [INFO ] Time to serialize properties into /tmp/ReachabilityCardinality1216734179019804628.prop : 2 ms
Invoking ITS tools like this :cd /home/mcc/execution;'/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.move.gal.itstools.binaries_1.0.0.202405141337/bin/its-reach-linux64' '--gc-threshold' '2000000' '--quiet' '-i' '/tmp/ReachabilityCardinality5087036846470706021.gal' '-t' 'CGAL' '-reachable-file' '/tmp/ReachabilityCardinality1216734179019804628.prop' '--nowitness' '--gen-order' 'FOLLOW'

its-reach command run as :

/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.move.gal.itstools.binaries_1.0.0.202405141337/bin/its-reach-linux64 --gc-threshold 2000000 --quiet ...328
BEST_FIRST walk for 40004 steps (166 resets) in 623 ms. (64 steps per ms) remains 12/12 properties
BEST_FIRST walk for 40003 steps (166 resets) in 200 ms. (199 steps per ms) remains 12/12 properties
BEST_FIRST walk for 40004 steps (164 resets) in 145 ms. (274 steps per ms) remains 12/12 properties
Loading property file /tmp/ReachabilityCardinality1216734179019804628.prop.
BEST_FIRST walk for 40002 steps (161 resets) in 106 ms. (373 steps per ms) remains 12/12 properties
BEST_FIRST walk for 40003 steps (163 resets) in 198 ms. (201 steps per ms) remains 12/12 properties
BEST_FIRST walk for 40003 steps (165 resets) in 122 ms. (325 steps per ms) remains 12/12 properties
BEST_FIRST walk for 40004 steps (162 resets) in 136 ms. (292 steps per ms) remains 12/12 properties
BEST_FIRST walk for 40004 steps (166 resets) in 116 ms. (341 steps per ms) remains 12/12 properties
BEST_FIRST walk for 40004 steps (163 resets) in 96 ms. (412 steps per ms) remains 12/12 properties
BEST_FIRST walk for 40003 steps (157 resets) in 388 ms. (102 steps per ms) remains 12/12 properties
BEST_FIRST walk for 40002 steps (168 resets) in 306 ms. (130 steps per ms) remains 12/12 properties
BEST_FIRST walk for 40003 steps (164 resets) in 55 ms. (714 steps per ms) remains 12/12 properties
// Phase 1: matrix 1040 rows 928 cols
[2024-05-29 12:07:27] [INFO ] Computed 4 invariants in 20 ms
SDD proceeding with computation,12 properties remain. new max is 4
SDD size :1 after 2
SDD proceeding with computation,12 properties remain. new max is 8
SDD size :2 after 7
SDD proceeding with computation,12 properties remain. new max is 16
SDD size :7 after 10
SDD proceeding with computation,12 properties remain. new max is 32
SDD size :10 after 13
SDD proceeding with computation,12 properties remain. new max is 64
SDD size :13 after 16
SDD proceeding with computation,12 properties remain. new max is 128
SDD size :16 after 39
SDD proceeding with computation,12 properties remain. new max is 256
SDD size :39 after 43
SDD proceeding with computation,12 properties remain. new max is 512
SDD size :43 after 80
SDD proceeding with computation,12 properties remain. new max is 1024
SDD size :80 after 2370
SDD proceeding with computation,12 properties remain. new max is 2048
SDD size :2370 after 10926
All remaining problems are real, not stopping.
At refinement iteration 0 (INCLUDED_ONLY) 0/131 variables, 131/131 constraints. Problems are: Problem set: 0 solved, 12 unsolved
At refinement iteration 1 (INCLUDED_ONLY) 0/131 variables, 0/131 constraints. Problems are: Problem set: 0 solved, 12 unsolved
SDD proceeding with computation,12 properties remain. new max is 4096
SDD size :10926 after 54087
Problem StigmergyCommit-PT-02b-ReachabilityFireability-2024-03 is UNSAT
FORMULA StigmergyCommit-PT-02b-ReachabilityFireability-2024-03 FALSE TECHNIQUES SMT_REFINEMENT
At refinement iteration 2 (OVERLAPS) 797/928 variables, 4/135 constraints. Problems are: Problem set: 1 solved, 11 unsolved
At refinement iteration 3 (INCLUDED_ONLY) 0/928 variables, 797/932 constraints. Problems are: Problem set: 1 solved, 11 unsolved
At refinement iteration 4 (INCLUDED_ONLY) 0/928 variables, 0/932 constraints. Problems are: Problem set: 1 solved, 11 unsolved
Invariant property StigmergyCommit-PT-02b-ReachabilityFireability-2024-14 does not hold.
FORMULA StigmergyCommit-PT-02b-ReachabilityFireability-2024-14 FALSE TECHNIQUES DECISION_DIAGRAMS TOPOLOGICAL COLLATERAL_PROCESSING
At refinement iteration 5 (OVERLAPS) 1040/1968 variables, 928/1860 constraints. Problems are: Problem set: 2 solved, 10 unsolved
At refinement iteration 6 (INCLUDED_ONLY) 0/1968 variables, 0/1860 constraints. Problems are: Problem set: 2 solved, 10 unsolved
At refinement iteration 7 (OVERLAPS) 0/1968 variables, 0/1860 constraints. Problems are: Problem set: 2 solved, 10 unsolved
No progress, stopping.
After SMT solving in domain Real declared 1968/1968 variables, and 1860 constraints, problems are : Problem set: 2 solved, 10 unsolved in 1701 ms.
Refiners :[Domain max(s): 928/928 constraints, Positive P Invariants (semi-flows): 4/4 constraints, State Equation: 928/928 constraints, PredecessorRefiner: 12/12 constraints, Known Traps: 0/0 constraints]
Escalating to Integer solving :Problem set: 2 solved, 10 unsolved
At refinement iteration 0 (INCLUDED_ONLY) 0/102 variables, 102/102 constraints. Problems are: Problem set: 2 solved, 10 unsolved
At refinement iteration 1 (INCLUDED_ONLY) 0/102 variables, 0/102 constraints. Problems are: Problem set: 2 solved, 10 unsolved
At refinement iteration 2 (OVERLAPS) 826/928 variables, 4/106 constraints. Problems are: Problem set: 2 solved, 10 unsolved
At refinement iteration 3 (INCLUDED_ONLY) 0/928 variables, 826/932 constraints. Problems are: Problem set: 2 solved, 10 unsolved
[2024-05-29 12:07:29] [INFO ] Deduced a trap composed of 396 places in 394 ms of which 38 ms to minimize.
Problem StigmergyCommit-PT-02b-ReachabilityFireability-2024-05 is UNSAT
FORMULA StigmergyCommit-PT-02b-ReachabilityFireability-2024-05 FALSE TECHNIQUES SMT_REFINEMENT
[2024-05-29 12:07:30] [INFO ] Deduced a trap composed of 397 places in 289 ms of which 7 ms to minimize.
SDD proceeding with computation,11 properties remain. new max is 4096
SDD size :54087 after 586805
[2024-05-29 12:07:30] [INFO ] Deduced a trap composed of 397 places in 265 ms of which 5 ms to minimize.
[2024-05-29 12:07:30] [INFO ] Deduced a trap composed of 417 places in 236 ms of which 4 ms to minimize.
At refinement iteration 4 (INCLUDED_ONLY) 0/928 variables, 4/936 constraints. Problems are: Problem set: 3 solved, 9 unsolved
[2024-05-29 12:07:31] [INFO ] Deduced a trap composed of 396 places in 371 ms of which 18 ms to minimize.
At refinement iteration 5 (INCLUDED_ONLY) 0/928 variables, 1/937 constraints. Problems are: Problem set: 3 solved, 9 unsolved
At refinement iteration 6 (INCLUDED_ONLY) 0/928 variables, 0/937 constraints. Problems are: Problem set: 3 solved, 9 unsolved
At refinement iteration 7 (OVERLAPS) 1040/1968 variables, 928/1865 constraints. Problems are: Problem set: 3 solved, 9 unsolved
At refinement iteration 8 (INCLUDED_ONLY) 0/1968 variables, 9/1874 constraints. Problems are: Problem set: 3 solved, 9 unsolved
[2024-05-29 12:07:33] [INFO ] Deduced a trap composed of 396 places in 233 ms of which 5 ms to minimize.
[2024-05-29 12:07:33] [INFO ] Deduced a trap composed of 205 places in 319 ms of which 17 ms to minimize.
At refinement iteration 9 (INCLUDED_ONLY) 0/1968 variables, 2/1876 constraints. Problems are: Problem set: 3 solved, 9 unsolved
Solver is answering 'unknown', stopping.
After SMT solving in domain Int declared 1968/1968 variables, and 1876 constraints, problems are : Problem set: 3 solved, 9 unsolved in 5015 ms.
Refiners :[Domain max(s): 928/928 constraints, Positive P Invariants (semi-flows): 4/4 constraints, State Equation: 928/928 constraints, PredecessorRefiner: 9/12 constraints, Known Traps: 7/7 constraints]
After SMT, in 6882ms problems are : Problem set: 3 solved, 9 unsolved
Skipping Parikh replay, no witness traces provided.
Support contains 99 out of 928 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 928/928 places, 1040/1040 transitions.
Graph (trivial) has 719 edges and 928 vertex of which 24 / 928 are part of one of the 4 SCC in 4 ms
Free SCC test removed 20 places
Drop transitions (Empty/Sink Transition effects.) removed 26 transitions
Reduce isomorphic transitions removed 26 transitions.
Graph (complete) has 1216 edges and 908 vertex of which 904 are kept as prefixes of interest. Removing 4 places using SCC suffix rule.3 ms
Discarding 4 places :
Also discarding 2 output transitions
Drop transitions (Output transitions of discarded places.) removed 2 transitions
Drop transitions (Empty/Sink Transition effects.) removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Drop transitions (Trivial Post-Agglo cleanup.) removed 503 transitions
Trivial Post-agglo rules discarded 503 transitions
Performed 503 trivial Post agglomeration. Transition count delta: 503
Iterating post reduction 0 with 505 rules applied. Total rules applied 507 place count 904 transition count 507
Reduce places removed 503 places and 0 transitions.
Ensure Unique test removed 6 transitions
Reduce isomorphic transitions removed 6 transitions.
Drop transitions (Trivial Post-Agglo cleanup.) removed 5 transitions
Trivial Post-agglo rules discarded 5 transitions
Performed 5 trivial Post agglomeration. Transition count delta: 5
Iterating post reduction 1 with 514 rules applied. Total rules applied 1021 place count 401 transition count 496
Reduce places removed 5 places and 0 transitions.
Performed 73 Post agglomeration using F-continuation condition.Transition count delta: 73
Iterating post reduction 2 with 78 rules applied. Total rules applied 1099 place count 396 transition count 423
Reduce places removed 73 places and 0 transitions.
Ensure Unique test removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Performed 3 Post agglomeration using F-continuation condition.Transition count delta: 3
Iterating post reduction 3 with 79 rules applied. Total rules applied 1178 place count 323 transition count 417
Reduce places removed 3 places and 0 transitions.
Iterating post reduction 4 with 3 rules applied. Total rules applied 1181 place count 320 transition count 417
Performed 38 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 5 with 38 Pre rules applied. Total rules applied 1181 place count 320 transition count 379
Deduced a syphon composed of 38 places in 1 ms
Reduce places removed 38 places and 0 transitions.
Iterating global reduction 5 with 76 rules applied. Total rules applied 1257 place count 282 transition count 379
Discarding 31 places :
Symmetric choice reduction at 5 with 31 rule applications. Total rules 1288 place count 251 transition count 348
Iterating global reduction 5 with 31 rules applied. Total rules applied 1319 place count 251 transition count 348
Discarding 1 places :
Symmetric choice reduction at 5 with 1 rule applications. Total rules 1320 place count 250 transition count 347
Iterating global reduction 5 with 1 rules applied. Total rules applied 1321 place count 250 transition count 347
Performed 9 Post agglomeration using F-continuation condition.Transition count delta: 9
Deduced a syphon composed of 9 places in 0 ms
Reduce places removed 9 places and 0 transitions.
Iterating global reduction 5 with 18 rules applied. Total rules applied 1339 place count 241 transition count 338
Discarding 2 places :
Symmetric choice reduction at 5 with 2 rule applications. Total rules 1341 place count 239 transition count 336
Iterating global reduction 5 with 2 rules applied. Total rules applied 1343 place count 239 transition count 336
Performed 4 Post agglomeration using F-continuation condition.Transition count delta: -2
Deduced a syphon composed of 4 places in 1 ms
Reduce places removed 4 places and 0 transitions.
Iterating global reduction 5 with 8 rules applied. Total rules applied 1351 place count 235 transition count 338
Drop transitions (Redundant composition of simpler transitions.) removed 4 transitions
Redundant transition composition rules discarded 4 transitions
Iterating global reduction 5 with 4 rules applied. Total rules applied 1355 place count 235 transition count 334
Free-agglomeration rule applied 26 times.
Iterating global reduction 5 with 26 rules applied. Total rules applied 1381 place count 235 transition count 308
Reduce places removed 26 places and 0 transitions.
Iterating post reduction 5 with 26 rules applied. Total rules applied 1407 place count 209 transition count 308
Partial Free-agglomeration rule applied 2 times.
Drop transitions (Partial Free agglomeration) removed 2 transitions
Iterating global reduction 6 with 2 rules applied. Total rules applied 1409 place count 209 transition count 308
Reduce places removed 1 places and 1 transitions.
Iterating global reduction 6 with 1 rules applied. Total rules applied 1410 place count 208 transition count 307
Applied a total of 1410 rules in 194 ms. Remains 208 /928 variables (removed 720) and now considering 307/1040 (removed 733) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 204 ms. Remains : 208/928 places, 307/1040 transitions.
RANDOM walk for 40000 steps (2610 resets) in 489 ms. (81 steps per ms) remains 7/9 properties
FORMULA StigmergyCommit-PT-02b-ReachabilityFireability-2024-13 FALSE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA StigmergyCommit-PT-02b-ReachabilityFireability-2024-10 FALSE TECHNIQUES TOPOLOGICAL RANDOM_WALK
SDD proceeding with computation,11 properties remain. new max is 8192
SDD size :586805 after 3.68703e+06
BEST_FIRST walk for 40004 steps (483 resets) in 229 ms. (173 steps per ms) remains 7/7 properties
BEST_FIRST walk for 40003 steps (519 resets) in 89 ms. (444 steps per ms) remains 7/7 properties
BEST_FIRST walk for 40003 steps (524 resets) in 103 ms. (384 steps per ms) remains 7/7 properties
BEST_FIRST walk for 40004 steps (519 resets) in 72 ms. (548 steps per ms) remains 7/7 properties
BEST_FIRST walk for 40004 steps (514 resets) in 93 ms. (425 steps per ms) remains 7/7 properties
BEST_FIRST walk for 40004 steps (523 resets) in 66 ms. (597 steps per ms) remains 7/7 properties
BEST_FIRST walk for 40003 steps (528 resets) in 68 ms. (579 steps per ms) remains 7/7 properties
// Phase 1: matrix 307 rows 208 cols
[2024-05-29 12:07:34] [INFO ] Computed 4 invariants in 2 ms
[2024-05-29 12:07:34] [INFO ] State equation strengthened by 18 read => feed constraints.
All remaining problems are real, not stopping.
At refinement iteration 0 (INCLUDED_ONLY) 0/85 variables, 0/0 constraints. Problems are: Problem set: 0 solved, 7 unsolved
At refinement iteration 1 (OVERLAPS) 123/208 variables, 4/4 constraints. Problems are: Problem set: 0 solved, 7 unsolved
At refinement iteration 2 (INCLUDED_ONLY) 0/208 variables, 0/4 constraints. Problems are: Problem set: 0 solved, 7 unsolved
At refinement iteration 3 (OVERLAPS) 307/515 variables, 208/212 constraints. Problems are: Problem set: 0 solved, 7 unsolved
At refinement iteration 4 (INCLUDED_ONLY) 0/515 variables, 18/230 constraints. Problems are: Problem set: 0 solved, 7 unsolved
At refinement iteration 5 (INCLUDED_ONLY) 0/515 variables, 0/230 constraints. Problems are: Problem set: 0 solved, 7 unsolved
At refinement iteration 6 (OVERLAPS) 0/515 variables, 0/230 constraints. Problems are: Problem set: 0 solved, 7 unsolved
No progress, stopping.
After SMT solving in domain Real declared 515/515 variables, and 230 constraints, problems are : Problem set: 0 solved, 7 unsolved in 333 ms.
Refiners :[Positive P Invariants (semi-flows): 4/4 constraints, State Equation: 208/208 constraints, ReadFeed: 18/18 constraints, PredecessorRefiner: 7/7 constraints, Known Traps: 0/0 constraints]
Escalating to Integer solving :Problem set: 0 solved, 7 unsolved
At refinement iteration 0 (INCLUDED_ONLY) 0/85 variables, 0/0 constraints. Problems are: Problem set: 0 solved, 7 unsolved
At refinement iteration 1 (OVERLAPS) 123/208 variables, 4/4 constraints. Problems are: Problem set: 0 solved, 7 unsolved
[2024-05-29 12:07:35] [INFO ] Deduced a trap composed of 105 places in 170 ms of which 2 ms to minimize.
At refinement iteration 2 (INCLUDED_ONLY) 0/208 variables, 1/5 constraints. Problems are: Problem set: 0 solved, 7 unsolved
At refinement iteration 3 (INCLUDED_ONLY) 0/208 variables, 0/5 constraints. Problems are: Problem set: 0 solved, 7 unsolved
At refinement iteration 4 (OVERLAPS) 307/515 variables, 208/213 constraints. Problems are: Problem set: 0 solved, 7 unsolved
At refinement iteration 5 (INCLUDED_ONLY) 0/515 variables, 18/231 constraints. Problems are: Problem set: 0 solved, 7 unsolved
At refinement iteration 6 (INCLUDED_ONLY) 0/515 variables, 7/238 constraints. Problems are: Problem set: 0 solved, 7 unsolved
At refinement iteration 7 (INCLUDED_ONLY) 0/515 variables, 0/238 constraints. Problems are: Problem set: 0 solved, 7 unsolved
At refinement iteration 8 (OVERLAPS) 0/515 variables, 0/238 constraints. Problems are: Problem set: 0 solved, 7 unsolved
No progress, stopping.
After SMT solving in domain Int declared 515/515 variables, and 238 constraints, problems are : Problem set: 0 solved, 7 unsolved in 1086 ms.
Refiners :[Positive P Invariants (semi-flows): 4/4 constraints, State Equation: 208/208 constraints, ReadFeed: 18/18 constraints, PredecessorRefiner: 7/7 constraints, Known Traps: 1/1 constraints]
After SMT, in 1465ms problems are : Problem set: 0 solved, 7 unsolved
Fused 7 Parikh solutions to 6 different solutions.
FORMULA StigmergyCommit-PT-02b-ReachabilityFireability-2024-15 FALSE TECHNIQUES PARIKH_WALK
FORMULA StigmergyCommit-PT-02b-ReachabilityFireability-2024-11 TRUE TECHNIQUES PARIKH_WALK
FORMULA StigmergyCommit-PT-02b-ReachabilityFireability-2024-06 TRUE TECHNIQUES PARIKH_WALK
FORMULA StigmergyCommit-PT-02b-ReachabilityFireability-2024-00 TRUE TECHNIQUES PARIKH_WALK
FORMULA StigmergyCommit-PT-02b-ReachabilityFireability-2024-04 TRUE TECHNIQUES PARIKH_WALK
FORMULA StigmergyCommit-PT-02b-ReachabilityFireability-2024-08 TRUE TECHNIQUES PARIKH_WALK
Finished Parikh walk after 73 steps, including 1 resets, run visited all 1 properties in 2 ms. (steps per millisecond=36 )
FORMULA StigmergyCommit-PT-02b-ReachabilityFireability-2024-12 TRUE TECHNIQUES PARIKH_WALK
Parikh walk visited 7 properties in 281 ms.
ITS runner timed out or was interrupted.
ITS tools runner thread asked to quit. Dying gracefully.
All properties solved without resorting to model-checking.
Total runtime 11261 ms.

BK_STOP 1716984456580

--------------------
content from stderr:

+ export BINDIR=/home/mcc/BenchKit/bin//../itstools/bin//../
+ BINDIR=/home/mcc/BenchKit/bin//../itstools/bin//../
++ pwd
+ export MODEL=/home/mcc/execution
+ MODEL=/home/mcc/execution
+ [[ ReachabilityFireability = StateSpace ]]
+ /home/mcc/BenchKit/bin//../itstools/bin//..//runeclipse.sh /home/mcc/execution ReachabilityFireability -its -ltsmin -greatspnpath /home/mcc/BenchKit/bin//../itstools/bin//..//greatspn/ -order META -manyOrder -smt -timeout 3600
+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../itstools/bin//..//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202405141337.jar
+ VERSION=202405141337
+ echo 'Running Version 202405141337'
+ /home/mcc/BenchKit/bin//../itstools/bin//..//itstools/its-tools -pnfolder /home/mcc/execution -examination ReachabilityFireability -its -ltsmin -greatspnpath /home/mcc/BenchKit/bin//../itstools/bin//..//greatspn/ -order META -manyOrder -smt -timeout 3600

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="StigmergyCommit-PT-02b"
export BK_EXAMINATION="ReachabilityFireability"
export BK_TOOL="itstools"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool itstools"
echo " Input is StigmergyCommit-PT-02b, examination is ReachabilityFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r400-tall-171690531600103"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/StigmergyCommit-PT-02b.tgz
mv StigmergyCommit-PT-02b execution
cd execution
if [ "ReachabilityFireability" = "ReachabilityDeadlock" ] || [ "ReachabilityFireability" = "UpperBounds" ] || [ "ReachabilityFireability" = "QuasiLiveness" ] || [ "ReachabilityFireability" = "StableMarking" ] || [ "ReachabilityFireability" = "Liveness" ] || [ "ReachabilityFireability" = "OneSafe" ] || [ "ReachabilityFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "ReachabilityFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "ReachabilityFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "ReachabilityFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property ReachabilityFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "ReachabilityFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' ReachabilityFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "ReachabilityFireability" = "ReachabilityDeadlock" ] || [ "ReachabilityFireability" = "QuasiLiveness" ] || [ "ReachabilityFireability" = "StableMarking" ] || [ "ReachabilityFireability" = "Liveness" ] || [ "ReachabilityFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME ReachabilityFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;