Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2024-input.r395-smll-171683824200199.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
....................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool gold2023
Input is SmallOperatingSystem-PT-MT4096DC2048, examination is ReachabilityCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r395-smll-171683824200199
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 516K
-rw-r--r-- 1 mcc users 9.3K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 86K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 7.6K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 64K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:43 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.7K May 18 16:43 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 4.6K Apr 23 07:57 LTLCardinality.txt
-rw-r--r-- 1 mcc users 26K Apr 23 07:57 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.9K Apr 23 07:57 LTLFireability.txt
-rw-r--r-- 1 mcc users 19K Apr 23 07:57 LTLFireability.xml
-rw-r--r-- 1 mcc users 13K Apr 12 14:20 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 106K Apr 12 14:20 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 13K Apr 12 14:19 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 92K Apr 12 14:19 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 2.1K Apr 23 07:57 UpperBounds.txt
-rw-r--r-- 1 mcc users 4.1K Apr 23 07:57 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:43 equiv_col
-rw-r--r-- 1 mcc users 13 May 18 16:43 instance
-rw-r--r-- 1 mcc users 6 May 18 16:43 iscolored
-rw-r--r-- 1 mcc users 8.1K May 18 16:43 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME SmallOperatingSystem-PT-MT4096DC2048-ReachabilityCardinality-2024-00
FORMULA_NAME SmallOperatingSystem-PT-MT4096DC2048-ReachabilityCardinality-2024-01
FORMULA_NAME SmallOperatingSystem-PT-MT4096DC2048-ReachabilityCardinality-2024-02
FORMULA_NAME SmallOperatingSystem-PT-MT4096DC2048-ReachabilityCardinality-2024-03
FORMULA_NAME SmallOperatingSystem-PT-MT4096DC2048-ReachabilityCardinality-2024-04
FORMULA_NAME SmallOperatingSystem-PT-MT4096DC2048-ReachabilityCardinality-2024-05
FORMULA_NAME SmallOperatingSystem-PT-MT4096DC2048-ReachabilityCardinality-2024-06
FORMULA_NAME SmallOperatingSystem-PT-MT4096DC2048-ReachabilityCardinality-2024-07
FORMULA_NAME SmallOperatingSystem-PT-MT4096DC2048-ReachabilityCardinality-2024-08
FORMULA_NAME SmallOperatingSystem-PT-MT4096DC2048-ReachabilityCardinality-2024-09
FORMULA_NAME SmallOperatingSystem-PT-MT4096DC2048-ReachabilityCardinality-2024-10
FORMULA_NAME SmallOperatingSystem-PT-MT4096DC2048-ReachabilityCardinality-2024-11
FORMULA_NAME SmallOperatingSystem-PT-MT4096DC2048-ReachabilityCardinality-2024-12
FORMULA_NAME SmallOperatingSystem-PT-MT4096DC2048-ReachabilityCardinality-2024-13
FORMULA_NAME SmallOperatingSystem-PT-MT4096DC2048-ReachabilityCardinality-2024-14
FORMULA_NAME SmallOperatingSystem-PT-MT4096DC2048-ReachabilityCardinality-2024-15

=== Now, execution of the tool begins

BK_START 1716970552277

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=gold2023
BK_EXAMINATION=ReachabilityCardinality
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=SmallOperatingSystem-PT-MT4096DC2048
Applying reductions before tool lola
Invoking reducer
Running Version 202304061127
[2024-05-29 08:15:54] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, ReachabilityCardinality, -timeout, 360, -rebuildPNML]
[2024-05-29 08:15:54] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2024-05-29 08:15:54] [INFO ] Load time of PNML (sax parser for PT used): 31 ms
[2024-05-29 08:15:54] [INFO ] Transformed 9 places.
[2024-05-29 08:15:54] [INFO ] Transformed 8 transitions.
[2024-05-29 08:15:55] [INFO ] Parsed PT model containing 9 places and 8 transitions and 27 arcs in 127 ms.
Parsed 16 properties from file /home/mcc/execution/ReachabilityCardinality.xml in 25 ms.
Working with output stream class java.io.PrintStream
Incomplete random walk after 10247 steps, including 2 resets, run finished after 30 ms. (steps per millisecond=341 ) properties (out of 16) seen :2
FORMULA SmallOperatingSystem-PT-MT4096DC2048-ReachabilityCardinality-2024-14 FALSE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA SmallOperatingSystem-PT-MT4096DC2048-ReachabilityCardinality-2024-08 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 218 ms. (steps per millisecond=45 ) properties (out of 14) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 336 ms. (steps per millisecond=29 ) properties (out of 14) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 284 ms. (steps per millisecond=35 ) properties (out of 14) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 254 ms. (steps per millisecond=39 ) properties (out of 14) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 104 ms. (steps per millisecond=96 ) properties (out of 14) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 135 ms. (steps per millisecond=74 ) properties (out of 14) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 140 ms. (steps per millisecond=71 ) properties (out of 14) seen :0
Incomplete Best-First random walk after 10000 steps, including 2 resets, run finished after 128 ms. (steps per millisecond=78 ) properties (out of 14) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 132 ms. (steps per millisecond=75 ) properties (out of 14) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 130 ms. (steps per millisecond=76 ) properties (out of 14) seen :0
Incomplete Best-First random walk after 10000 steps, including 2 resets, run finished after 85 ms. (steps per millisecond=117 ) properties (out of 14) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 132 ms. (steps per millisecond=75 ) properties (out of 14) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 94 ms. (steps per millisecond=106 ) properties (out of 14) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 125 ms. (steps per millisecond=80 ) properties (out of 14) seen :0
Running SMT prover for 14 properties.
// Phase 1: matrix 8 rows 9 cols
[2024-05-29 08:15:57] [INFO ] Computed 4 invariants in 3 ms
[2024-05-29 08:15:57] [INFO ] [Real]Absence check using 4 positive place invariants in 4 ms returned sat
[2024-05-29 08:15:57] [INFO ] After 69ms SMT Verify possible using state equation in real domain returned unsat :2 sat :1 real:11
[2024-05-29 08:15:57] [INFO ] After 84ms SMT Verify possible using trap constraints in real domain returned unsat :2 sat :0 real:12
[2024-05-29 08:15:57] [INFO ] After 361ms SMT Verify possible using all constraints in real domain returned unsat :2 sat :0 real:12
[2024-05-29 08:15:57] [INFO ] [Nat]Absence check using 4 positive place invariants in 2 ms returned sat
[2024-05-29 08:15:58] [INFO ] After 68ms SMT Verify possible using state equation in natural domain returned unsat :4 sat :10
[2024-05-29 08:15:58] [INFO ] After 144ms SMT Verify possible using trap constraints in natural domain returned unsat :4 sat :10
Attempting to minimize the solution found.
Minimization took 64 ms.
[2024-05-29 08:15:58] [INFO ] After 323ms SMT Verify possible using all constraints in natural domain returned unsat :4 sat :10
FORMULA SmallOperatingSystem-PT-MT4096DC2048-ReachabilityCardinality-2024-10 TRUE TECHNIQUES STRUCTURAL_REDUCTION TOPOLOGICAL SAT_SMT
FORMULA SmallOperatingSystem-PT-MT4096DC2048-ReachabilityCardinality-2024-06 FALSE TECHNIQUES STRUCTURAL_REDUCTION TOPOLOGICAL SAT_SMT
FORMULA SmallOperatingSystem-PT-MT4096DC2048-ReachabilityCardinality-2024-05 TRUE TECHNIQUES STRUCTURAL_REDUCTION TOPOLOGICAL SAT_SMT
FORMULA SmallOperatingSystem-PT-MT4096DC2048-ReachabilityCardinality-2024-03 TRUE TECHNIQUES STRUCTURAL_REDUCTION TOPOLOGICAL SAT_SMT
Fused 14 Parikh solutions to 10 different solutions.
FORMULA SmallOperatingSystem-PT-MT4096DC2048-ReachabilityCardinality-2024-02 FALSE TECHNIQUES TOPOLOGICAL PARIKH_WALK
FORMULA SmallOperatingSystem-PT-MT4096DC2048-ReachabilityCardinality-2024-01 FALSE TECHNIQUES TOPOLOGICAL PARIKH_WALK
FORMULA SmallOperatingSystem-PT-MT4096DC2048-ReachabilityCardinality-2024-00 TRUE TECHNIQUES TOPOLOGICAL PARIKH_WALK
TestFail conflict detected : techniques TOPOLOGICAL PARIKH_WALK answered differently (false)on formula SmallOperatingSystem-PT-MT4096DC2048-ReachabilityCardinality-2024-10
TestFail conflict detected : techniques TOPOLOGICAL PARIKH_WALK answered differently (false)on formula SmallOperatingSystem-PT-MT4096DC2048-ReachabilityCardinality-2024-05
FORMULA SmallOperatingSystem-PT-MT4096DC2048-ReachabilityCardinality-2024-04 TRUE TECHNIQUES TOPOLOGICAL PARIKH_WALK
FORMULA SmallOperatingSystem-PT-MT4096DC2048-ReachabilityCardinality-2024-09 TRUE TECHNIQUES TOPOLOGICAL PARIKH_WALK
TestFail conflict detected : techniques TOPOLOGICAL PARIKH_WALK answered differently (false)on formula SmallOperatingSystem-PT-MT4096DC2048-ReachabilityCardinality-2024-03
Finished Parikh walk after 8194 steps, including 0 resets, run visited all 2 properties in 85 ms. (steps per millisecond=96 )
FORMULA SmallOperatingSystem-PT-MT4096DC2048-ReachabilityCardinality-2024-07 FALSE TECHNIQUES TOPOLOGICAL PARIKH_WALK
TestFail conflict detected : techniques TOPOLOGICAL PARIKH_WALK answered differently (true)on formula SmallOperatingSystem-PT-MT4096DC2048-ReachabilityCardinality-2024-06
Parikh walk visited 6 properties in 2201 ms.
Support contains 9 out of 9 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 9/9 places, 8/8 transitions.
Applied a total of 0 rules in 23 ms. Remains 9 /9 variables (removed 0) and now considering 8/8 (removed 0) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 24 ms. Remains : 9/9 places, 8/8 transitions.
Incomplete random walk after 10247 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=1707 ) properties (out of 4) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 97 ms. (steps per millisecond=103 ) properties (out of 4) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 99 ms. (steps per millisecond=101 ) properties (out of 4) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 68 ms. (steps per millisecond=147 ) properties (out of 4) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 82 ms. (steps per millisecond=121 ) properties (out of 4) seen :0
Interrupted probabilistic random walk after 236232 steps, run timeout after 3001 ms. (steps per millisecond=78 ) properties seen :{}
Probabilistic random walk after 236232 steps, saw 129218 distinct states, run finished after 3004 ms. (steps per millisecond=78 ) properties seen :0
Running SMT prover for 4 properties.
[2024-05-29 08:16:03] [INFO ] Invariant cache hit.
[2024-05-29 08:16:03] [INFO ] [Real]Absence check using 4 positive place invariants in 2 ms returned sat
[2024-05-29 08:16:03] [INFO ] After 51ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:4
[2024-05-29 08:16:03] [INFO ] [Nat]Absence check using 4 positive place invariants in 1 ms returned sat
[2024-05-29 08:16:03] [INFO ] After 21ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :4
[2024-05-29 08:16:03] [INFO ] After 42ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :4
Attempting to minimize the solution found.
Minimization took 23 ms.
[2024-05-29 08:16:03] [INFO ] After 109ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :4
FORMULA SmallOperatingSystem-PT-MT4096DC2048-ReachabilityCardinality-2024-15 TRUE TECHNIQUES TOPOLOGICAL PARIKH_WALK
FORMULA SmallOperatingSystem-PT-MT4096DC2048-ReachabilityCardinality-2024-11 TRUE TECHNIQUES TOPOLOGICAL PARIKH_WALK
FORMULA SmallOperatingSystem-PT-MT4096DC2048-ReachabilityCardinality-2024-12 TRUE TECHNIQUES TOPOLOGICAL PARIKH_WALK
Finished Parikh walk after 716 steps, including 0 resets, run visited all 1 properties in 3 ms. (steps per millisecond=238 )
FORMULA SmallOperatingSystem-PT-MT4096DC2048-ReachabilityCardinality-2024-13 TRUE TECHNIQUES TOPOLOGICAL PARIKH_WALK
Parikh walk visited 4 properties in 472 ms.
All properties solved without resorting to model-checking.
Total runtime 9563 ms.
starting LoLA
BK_INPUT SmallOperatingSystem-PT-MT4096DC2048
BK_EXAMINATION: ReachabilityCardinality
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution
ReachabilityCardinality

FORMULA SmallOperatingSystem-PT-MT4096DC2048-ReachabilityCardinality-2024-00 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA SmallOperatingSystem-PT-MT4096DC2048-ReachabilityCardinality-2024-08 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA SmallOperatingSystem-PT-MT4096DC2048-ReachabilityCardinality-2024-04 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA SmallOperatingSystem-PT-MT4096DC2048-ReachabilityCardinality-2024-02 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA SmallOperatingSystem-PT-MT4096DC2048-ReachabilityCardinality-2024-03 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA SmallOperatingSystem-PT-MT4096DC2048-ReachabilityCardinality-2024-13 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA SmallOperatingSystem-PT-MT4096DC2048-ReachabilityCardinality-2024-06 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA SmallOperatingSystem-PT-MT4096DC2048-ReachabilityCardinality-2024-07 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA SmallOperatingSystem-PT-MT4096DC2048-ReachabilityCardinality-2024-05 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA SmallOperatingSystem-PT-MT4096DC2048-ReachabilityCardinality-2024-01 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA SmallOperatingSystem-PT-MT4096DC2048-ReachabilityCardinality-2024-11 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA SmallOperatingSystem-PT-MT4096DC2048-ReachabilityCardinality-2024-15 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA SmallOperatingSystem-PT-MT4096DC2048-ReachabilityCardinality-2024-09 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA SmallOperatingSystem-PT-MT4096DC2048-ReachabilityCardinality-2024-10 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA SmallOperatingSystem-PT-MT4096DC2048-ReachabilityCardinality-2024-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA SmallOperatingSystem-PT-MT4096DC2048-ReachabilityCardinality-2024-12 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1716970569217

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202304061127.jar
+ VERSION=202304061127
+ echo 'Running Version 202304061127'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination ReachabilityCardinality -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/ReachabilityCardinality.xml
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 52 (type EXCL) for 0 SmallOperatingSystem-PT-MT4096DC2048-ReachabilityCardinality-2024-00
lola: time limit : 180 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 48 (type FNDP) for 0 SmallOperatingSystem-PT-MT4096DC2048-ReachabilityCardinality-2024-00
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 49 (type EQUN) for 0 SmallOperatingSystem-PT-MT4096DC2048-ReachabilityCardinality-2024-00
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 51 (type SRCH) for 0 SmallOperatingSystem-PT-MT4096DC2048-ReachabilityCardinality-2024-00
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-49.sara.
sara: place or transition ordering is non-deterministic
lola: CANCELED task # 51 (type SRCH) for SmallOperatingSystem-PT-MT4096DC2048-ReachabilityCardinality-2024-00 (memory limit exceeded)

lola: FINISHED task # 49 (type EQUN) for SmallOperatingSystem-PT-MT4096DC2048-ReachabilityCardinality-2024-00
lola: result : true
lola: CANCELED task # 48 (type FNDP) for SmallOperatingSystem-PT-MT4096DC2048-ReachabilityCardinality-2024-00 (obsolete)
lola: CANCELED task # 52 (type EXCL) for SmallOperatingSystem-PT-MT4096DC2048-ReachabilityCardinality-2024-00 (obsolete)
lola: LAUNCH task # 133 (type EXCL) for 24 SmallOperatingSystem-PT-MT4096DC2048-ReachabilityCardinality-2024-08
lola: time limit : 239 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 63 (type FNDP) for 6 SmallOperatingSystem-PT-MT4096DC2048-ReachabilityCardinality-2024-02
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 68 (type EQUN) for 6 SmallOperatingSystem-PT-MT4096DC2048-ReachabilityCardinality-2024-02
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 70 (type SRCH) for 6 SmallOperatingSystem-PT-MT4096DC2048-ReachabilityCardinality-2024-02
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 48 (type FNDP) for SmallOperatingSystem-PT-MT4096DC2048-ReachabilityCardinality-2024-00
lola: result : unknown
lola: fired transitions : 6339908
lola: tried executions : 8
lola: time used : 2.000000
lola: memory pages used : 0
lola: FINISHED task # 133 (type EXCL) for SmallOperatingSystem-PT-MT4096DC2048-ReachabilityCardinality-2024-08
lola: result : true
lola: markings : 809
lola: fired transitions : 808
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 86 (type EXCL) for 12 SmallOperatingSystem-PT-MT4096DC2048-ReachabilityCardinality-2024-04
lola: time limit : 257 sec
lola: memory limit: 32 pages
lola: FINISHED task # 86 (type EXCL) for SmallOperatingSystem-PT-MT4096DC2048-ReachabilityCardinality-2024-04
lola: result : true
lola: markings : 2749
lola: fired transitions : 2748
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 149 (type EXCL) for 36 SmallOperatingSystem-PT-MT4096DC2048-ReachabilityCardinality-2024-12
lola: time limit : 276 sec
lola: memory limit: 32 pages
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-68.sara.
sara: place or transition ordering is non-deterministic
lola: FINISHED task # 70 (type SRCH) for SmallOperatingSystem-PT-MT4096DC2048-ReachabilityCardinality-2024-02
lola: result : true
lola: markings : 232070
lola: fired transitions : 380261
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 63 (type FNDP) for SmallOperatingSystem-PT-MT4096DC2048-ReachabilityCardinality-2024-02 (obsolete)
lola: CANCELED task # 68 (type EQUN) for SmallOperatingSystem-PT-MT4096DC2048-ReachabilityCardinality-2024-02 (obsolete)
lola: LAUNCH task # 88 (type FNDP) for 9 SmallOperatingSystem-PT-MT4096DC2048-ReachabilityCardinality-2024-03
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 89 (type EQUN) for 9 SmallOperatingSystem-PT-MT4096DC2048-ReachabilityCardinality-2024-03
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 91 (type SRCH) for 9 SmallOperatingSystem-PT-MT4096DC2048-ReachabilityCardinality-2024-03
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 63 (type FNDP) for SmallOperatingSystem-PT-MT4096DC2048-ReachabilityCardinality-2024-02
lola: result : unknown
lola: fired transitions : 727728
lola: tried executions : 2
lola: time used : 0.000000
lola: memory pages used : 0
lola: FINISHED task # 68 (type EQUN) for SmallOperatingSystem-PT-MT4096DC2048-ReachabilityCardinality-2024-02
lola: result : unknown
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-89.sara.
sara: place or transition ordering is non-deterministic

lola: FINISHED task # 89 (type EQUN) for SmallOperatingSystem-PT-MT4096DC2048-ReachabilityCardinality-2024-03
lola: result : false
lola: CANCELED task # 88 (type FNDP) for SmallOperatingSystem-PT-MT4096DC2048-ReachabilityCardinality-2024-03 (obsolete)
lola: CANCELED task # 91 (type SRCH) for SmallOperatingSystem-PT-MT4096DC2048-ReachabilityCardinality-2024-03 (obsolete)
lola: LAUNCH task # 106 (type FNDP) for 39 SmallOperatingSystem-PT-MT4096DC2048-ReachabilityCardinality-2024-13
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 107 (type EQUN) for 39 SmallOperatingSystem-PT-MT4096DC2048-ReachabilityCardinality-2024-13
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 109 (type SRCH) for 39 SmallOperatingSystem-PT-MT4096DC2048-ReachabilityCardinality-2024-13
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 88 (type FNDP) for SmallOperatingSystem-PT-MT4096DC2048-ReachabilityCardinality-2024-03
lola: result : unknown
lola: fired transitions : 2294
lola: tried executions : 2
lola: time used : 0.000000
lola: memory pages used : 0
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-107.sara.
sara: place or transition ordering is non-deterministic

lola: FINISHED task # 107 (type EQUN) for SmallOperatingSystem-PT-MT4096DC2048-ReachabilityCardinality-2024-13
lola: result : true
lola: CANCELED task # 106 (type FNDP) for SmallOperatingSystem-PT-MT4096DC2048-ReachabilityCardinality-2024-13 (obsolete)
lola: CANCELED task # 109 (type SRCH) for SmallOperatingSystem-PT-MT4096DC2048-ReachabilityCardinality-2024-13 (obsolete)
lola: LAUNCH task # 56 (type FNDP) for 18 SmallOperatingSystem-PT-MT4096DC2048-ReachabilityCardinality-2024-06
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 57 (type EQUN) for 18 SmallOperatingSystem-PT-MT4096DC2048-ReachabilityCardinality-2024-06
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 59 (type SRCH) for 18 SmallOperatingSystem-PT-MT4096DC2048-ReachabilityCardinality-2024-06
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 106 (type FNDP) for SmallOperatingSystem-PT-MT4096DC2048-ReachabilityCardinality-2024-13
lola: result : unknown
lola: fired transitions : 1128790
lola: tried executions : 3
lola: time used : 1.000000
lola: memory pages used : 0
lola: rewrite Frontend/Parser/formula_rewrite.k:711
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-57.sara.
sara: place or transition ordering is non-deterministic

lola: FINISHED task # 57 (type EQUN) for SmallOperatingSystem-PT-MT4096DC2048-ReachabilityCardinality-2024-06
lola: result : false
lola: CANCELED task # 56 (type FNDP) for SmallOperatingSystem-PT-MT4096DC2048-ReachabilityCardinality-2024-06 (obsolete)
lola: CANCELED task # 59 (type SRCH) for SmallOperatingSystem-PT-MT4096DC2048-ReachabilityCardinality-2024-06 (obsolete)
lola: LAUNCH task # 127 (type FNDP) for 21 SmallOperatingSystem-PT-MT4096DC2048-ReachabilityCardinality-2024-07
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 128 (type EQUN) for 21 SmallOperatingSystem-PT-MT4096DC2048-ReachabilityCardinality-2024-07
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 135 (type SRCH) for 21 SmallOperatingSystem-PT-MT4096DC2048-ReachabilityCardinality-2024-07
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 56 (type FNDP) for SmallOperatingSystem-PT-MT4096DC2048-ReachabilityCardinality-2024-06
lola: result : unknown
lola: fired transitions : 386315
lola: tried executions : 2
lola: time used : 0.000000
lola: memory pages used : 0
lola: FINISHED task # 127 (type FNDP) for SmallOperatingSystem-PT-MT4096DC2048-ReachabilityCardinality-2024-07
lola: result : true
lola: fired transitions : 4138
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: CANCELED task # 128 (type EQUN) for SmallOperatingSystem-PT-MT4096DC2048-ReachabilityCardinality-2024-07 (obsolete)
lola: CANCELED task # 135 (type SRCH) for SmallOperatingSystem-PT-MT4096DC2048-ReachabilityCardinality-2024-07 (obsolete)
lola: LAUNCH task # 76 (type FNDP) for 15 SmallOperatingSystem-PT-MT4096DC2048-ReachabilityCardinality-2024-05
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 77 (type EQUN) for 15 SmallOperatingSystem-PT-MT4096DC2048-ReachabilityCardinality-2024-05
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 79 (type SRCH) for 15 SmallOperatingSystem-PT-MT4096DC2048-ReachabilityCardinality-2024-05
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-128.sara.
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-77.sara.
sara: place or transition ordering is non-deterministic
sara: place or transition ordering is non-deterministic

lola: FINISHED task # 77 (type EQUN) for SmallOperatingSystem-PT-MT4096DC2048-ReachabilityCardinality-2024-05
lola: result : false
lola: CANCELED task # 76 (type FNDP) for SmallOperatingSystem-PT-MT4096DC2048-ReachabilityCardinality-2024-05 (obsolete)
lola: CANCELED task # 79 (type SRCH) for SmallOperatingSystem-PT-MT4096DC2048-ReachabilityCardinality-2024-05 (obsolete)
lola: LAUNCH task # 55 (type FNDP) for 3 SmallOperatingSystem-PT-MT4096DC2048-ReachabilityCardinality-2024-01
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 64 (type EQUN) for 3 SmallOperatingSystem-PT-MT4096DC2048-ReachabilityCardinality-2024-01
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 73 (type SRCH) for 3 SmallOperatingSystem-PT-MT4096DC2048-ReachabilityCardinality-2024-01
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 73 (type SRCH) for SmallOperatingSystem-PT-MT4096DC2048-ReachabilityCardinality-2024-01
lola: result : true
lola: markings : 1662
lola: fired transitions : 1661
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: CANCELED task # 55 (type FNDP) for SmallOperatingSystem-PT-MT4096DC2048-ReachabilityCardinality-2024-01 (obsolete)
lola: CANCELED task # 64 (type EQUN) for SmallOperatingSystem-PT-MT4096DC2048-ReachabilityCardinality-2024-01 (obsolete)
lola: LAUNCH task # 98 (type FNDP) for 33 SmallOperatingSystem-PT-MT4096DC2048-ReachabilityCardinality-2024-11
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 99 (type EQUN) for 33 SmallOperatingSystem-PT-MT4096DC2048-ReachabilityCardinality-2024-11
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 101 (type SRCH) for 33 SmallOperatingSystem-PT-MT4096DC2048-ReachabilityCardinality-2024-11
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 55 (type FNDP) for SmallOperatingSystem-PT-MT4096DC2048-ReachabilityCardinality-2024-01
lola: result : true
lola: fired transitions : 1660
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: FINISHED task # 101 (type SRCH) for SmallOperatingSystem-PT-MT4096DC2048-ReachabilityCardinality-2024-11
lola: result : true
lola: markings : 2049
lola: fired transitions : 2048
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 98 (type FNDP) for SmallOperatingSystem-PT-MT4096DC2048-ReachabilityCardinality-2024-11 (obsolete)
lola: CANCELED task # 99 (type EQUN) for SmallOperatingSystem-PT-MT4096DC2048-ReachabilityCardinality-2024-11 (obsolete)
lola: LAUNCH task # 113 (type FNDP) for 45 SmallOperatingSystem-PT-MT4096DC2048-ReachabilityCardinality-2024-15
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 114 (type EQUN) for 45 SmallOperatingSystem-PT-MT4096DC2048-ReachabilityCardinality-2024-15
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 116 (type SRCH) for 45 SmallOperatingSystem-PT-MT4096DC2048-ReachabilityCardinality-2024-15
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: FINISHED task # 76 (type FNDP) for SmallOperatingSystem-PT-MT4096DC2048-ReachabilityCardinality-2024-05
lola: result : unknown
lola: fired transitions : 12534
lola: tried executions : 2
lola: time used : 0.000000
lola: memory pages used : 0
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-64.sara.
sara: place or transition ordering is non-deterministic
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-99.sara.
lola: FINISHED task # 116 (type SRCH) for SmallOperatingSystem-PT-MT4096DC2048-ReachabilityCardinality-2024-15
lola: result : true
lola: markings : 4018
lola: fired transitions : 4017
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 113 (type FNDP) for SmallOperatingSystem-PT-MT4096DC2048-ReachabilityCardinality-2024-15 (obsolete)
lola: CANCELED task # 114 (type EQUN) for SmallOperatingSystem-PT-MT4096DC2048-ReachabilityCardinality-2024-15 (obsolete)
lola: LAUNCH task # 119 (type FNDP) for 27 SmallOperatingSystem-PT-MT4096DC2048-ReachabilityCardinality-2024-09
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 120 (type EQUN) for 27 SmallOperatingSystem-PT-MT4096DC2048-ReachabilityCardinality-2024-09
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 122 (type SRCH) for 27 SmallOperatingSystem-PT-MT4096DC2048-ReachabilityCardinality-2024-09
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 114 (type EQUN) for SmallOperatingSystem-PT-MT4096DC2048-ReachabilityCardinality-2024-15
lola: result : unknown
lola: FINISHED task # 113 (type FNDP) for SmallOperatingSystem-PT-MT4096DC2048-ReachabilityCardinality-2024-15
lola: result : unknown
lola: fired transitions : 2493
lola: tried executions : 2
lola: time used : 1.000000
lola: memory pages used : 0
lola: FINISHED task # 98 (type FNDP) for SmallOperatingSystem-PT-MT4096DC2048-ReachabilityCardinality-2024-11
lola: result : true
lola: fired transitions : 2047
lola: tried executions : 1
lola: time used : 1.000000
lola: memory pages used : 0
lola: FINISHED task # 119 (type FNDP) for SmallOperatingSystem-PT-MT4096DC2048-ReachabilityCardinality-2024-09
lola: result : true
lola: fired transitions : 4095
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: CANCELED task # 120 (type EQUN) for SmallOperatingSystem-PT-MT4096DC2048-ReachabilityCardinality-2024-09 (obsolete)
lola: CANCELED task # 122 (type SRCH) for SmallOperatingSystem-PT-MT4096DC2048-ReachabilityCardinality-2024-09 (obsolete)
lola: LAUNCH task # 95 (type FNDP) for 30 SmallOperatingSystem-PT-MT4096DC2048-ReachabilityCardinality-2024-10
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 96 (type EQUN) for 30 SmallOperatingSystem-PT-MT4096DC2048-ReachabilityCardinality-2024-10
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 104 (type SRCH) for 30 SmallOperatingSystem-PT-MT4096DC2048-ReachabilityCardinality-2024-10
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-96.sara.

sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-120.sara.

lola: FINISHED task # 96 (type EQUN) for SmallOperatingSystem-PT-MT4096DC2048-ReachabilityCardinality-2024-10
lola: result : false
lola: CANCELED task # 95 (type FNDP) for SmallOperatingSystem-PT-MT4096DC2048-ReachabilityCardinality-2024-10 (obsolete)
lola: CANCELED task # 104 (type SRCH) for SmallOperatingSystem-PT-MT4096DC2048-ReachabilityCardinality-2024-10 (obsolete)
lola: LAUNCH task # 140 (type FNDP) for 42 SmallOperatingSystem-PT-MT4096DC2048-ReachabilityCardinality-2024-14
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 141 (type EQUN) for 42 SmallOperatingSystem-PT-MT4096DC2048-ReachabilityCardinality-2024-14
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 143 (type SRCH) for 42 SmallOperatingSystem-PT-MT4096DC2048-ReachabilityCardinality-2024-14
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 95 (type FNDP) for SmallOperatingSystem-PT-MT4096DC2048-ReachabilityCardinality-2024-10
lola: result : unknown
lola: fired transitions : 113565
lola: tried executions : 2
lola: time used : 0.000000
lola: memory pages used : 0
lola: FINISHED task # 140 (type FNDP) for SmallOperatingSystem-PT-MT4096DC2048-ReachabilityCardinality-2024-14
lola: result : true
lola: fired transitions : 874
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: CANCELED task # 141 (type EQUN) for SmallOperatingSystem-PT-MT4096DC2048-ReachabilityCardinality-2024-14 (obsolete)
lola: CANCELED task # 143 (type SRCH) for SmallOperatingSystem-PT-MT4096DC2048-ReachabilityCardinality-2024-14 (obsolete)
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 139 (type FNDP) for 36 SmallOperatingSystem-PT-MT4096DC2048-ReachabilityCardinality-2024-12
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 146 (type EQUN) for 36 SmallOperatingSystem-PT-MT4096DC2048-ReachabilityCardinality-2024-12
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 148 (type SRCH) for 36 SmallOperatingSystem-PT-MT4096DC2048-ReachabilityCardinality-2024-12
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-141.sara.
sara: place or transition ordering is non-deterministic
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-146.sara.
lola: FINISHED task # 99 (type EQUN) for SmallOperatingSystem-PT-MT4096DC2048-ReachabilityCardinality-2024-11
lola: result : true
lola: FINISHED task # 148 (type SRCH) for SmallOperatingSystem-PT-MT4096DC2048-ReachabilityCardinality-2024-12
lola: result : true
lola: markings : 12287
lola: fired transitions : 14333
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 139 (type FNDP) for SmallOperatingSystem-PT-MT4096DC2048-ReachabilityCardinality-2024-12 (obsolete)
lola: CANCELED task # 146 (type EQUN) for SmallOperatingSystem-PT-MT4096DC2048-ReachabilityCardinality-2024-12 (obsolete)
lola: CANCELED task # 149 (type EXCL) for SmallOperatingSystem-PT-MT4096DC2048-ReachabilityCardinality-2024-12 (obsolete)
lola: Portfolio finished: no open formulas

FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT4096DC2048-ReachabilityCardinality-2024-00: EF true state equation
SmallOperatingSystem-PT-MT4096DC2048-ReachabilityCardinality-2024-01: AG false tandem / insertion
SmallOperatingSystem-PT-MT4096DC2048-ReachabilityCardinality-2024-02: AG false tandem / insertion
SmallOperatingSystem-PT-MT4096DC2048-ReachabilityCardinality-2024-03: AG true state equation
SmallOperatingSystem-PT-MT4096DC2048-ReachabilityCardinality-2024-04: EF true tandem / relaxed
SmallOperatingSystem-PT-MT4096DC2048-ReachabilityCardinality-2024-05: AG true state equation
SmallOperatingSystem-PT-MT4096DC2048-ReachabilityCardinality-2024-06: EF false state equation
SmallOperatingSystem-PT-MT4096DC2048-ReachabilityCardinality-2024-07: AG false findpath
SmallOperatingSystem-PT-MT4096DC2048-ReachabilityCardinality-2024-08: EF true tandem / relaxed
SmallOperatingSystem-PT-MT4096DC2048-ReachabilityCardinality-2024-09: EF true findpath
SmallOperatingSystem-PT-MT4096DC2048-ReachabilityCardinality-2024-10: AG true state equation
SmallOperatingSystem-PT-MT4096DC2048-ReachabilityCardinality-2024-11: EF true tandem / insertion
SmallOperatingSystem-PT-MT4096DC2048-ReachabilityCardinality-2024-12: EF true tandem / insertion
SmallOperatingSystem-PT-MT4096DC2048-ReachabilityCardinality-2024-13: EF true state equation
SmallOperatingSystem-PT-MT4096DC2048-ReachabilityCardinality-2024-14: AG false findpath
SmallOperatingSystem-PT-MT4096DC2048-ReachabilityCardinality-2024-15: EF true tandem / insertion


Time elapsed: 4 secs. Pages in use: 10

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="SmallOperatingSystem-PT-MT4096DC2048"
export BK_EXAMINATION="ReachabilityCardinality"
export BK_TOOL="gold2023"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool gold2023"
echo " Input is SmallOperatingSystem-PT-MT4096DC2048, examination is ReachabilityCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r395-smll-171683824200199"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/SmallOperatingSystem-PT-MT4096DC2048.tgz
mv SmallOperatingSystem-PT-MT4096DC2048 execution
cd execution
if [ "ReachabilityCardinality" = "ReachabilityDeadlock" ] || [ "ReachabilityCardinality" = "UpperBounds" ] || [ "ReachabilityCardinality" = "QuasiLiveness" ] || [ "ReachabilityCardinality" = "StableMarking" ] || [ "ReachabilityCardinality" = "Liveness" ] || [ "ReachabilityCardinality" = "OneSafe" ] || [ "ReachabilityCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "ReachabilityCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "ReachabilityCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "ReachabilityCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property ReachabilityCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "ReachabilityCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' ReachabilityCardinality.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "ReachabilityCardinality" = "ReachabilityDeadlock" ] || [ "ReachabilityCardinality" = "QuasiLiveness" ] || [ "ReachabilityCardinality" = "StableMarking" ] || [ "ReachabilityCardinality" = "Liveness" ] || [ "ReachabilityCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME ReachabilityCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;