fond
Model Checking Contest 2024
14th edition, Geneva, Switzerland, June 25, 2024
Execution of r395-smll-171683824200194
Last Updated
July 7, 2024

About the Execution of 2023-gold for SmallOperatingSystem-PT-MT4096DC1024

Execution Summary
Max Memory
Used (MB)
Time wait (ms) CPU Usage (ms) I/O Wait (ms) Computed Result Execution
Status
313.331 12195.00 27422.00 317.90 TTTFFTTFTTFFFTTT normal

Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2024-input.r395-smll-171683824200194.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
...........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool gold2023
Input is SmallOperatingSystem-PT-MT4096DC1024, examination is ReachabilityCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r395-smll-171683824200194
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 512K
-rw-r--r-- 1 mcc users 7.4K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 66K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 7.4K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 61K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:43 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.7K May 18 16:43 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 4.4K May 19 07:17 LTLCardinality.txt
-rw-r--r-- 1 mcc users 24K May 19 16:40 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.8K Apr 23 07:57 LTLFireability.txt
-rw-r--r-- 1 mcc users 18K Apr 23 07:57 LTLFireability.xml
-rw-r--r-- 1 mcc users 14K Apr 12 14:08 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 112K Apr 12 14:08 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 14K Apr 12 14:07 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 109K Apr 12 14:07 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 2.1K Apr 23 07:57 UpperBounds.txt
-rw-r--r-- 1 mcc users 4.1K Apr 23 07:57 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:43 equiv_col
-rw-r--r-- 1 mcc users 13 May 18 16:43 instance
-rw-r--r-- 1 mcc users 6 May 18 16:43 iscolored
-rw-r--r-- 1 mcc users 8.1K May 18 16:43 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME SmallOperatingSystem-PT-MT4096DC1024-ReachabilityCardinality-2024-00
FORMULA_NAME SmallOperatingSystem-PT-MT4096DC1024-ReachabilityCardinality-2024-01
FORMULA_NAME SmallOperatingSystem-PT-MT4096DC1024-ReachabilityCardinality-2024-02
FORMULA_NAME SmallOperatingSystem-PT-MT4096DC1024-ReachabilityCardinality-2024-03
FORMULA_NAME SmallOperatingSystem-PT-MT4096DC1024-ReachabilityCardinality-2024-04
FORMULA_NAME SmallOperatingSystem-PT-MT4096DC1024-ReachabilityCardinality-2024-05
FORMULA_NAME SmallOperatingSystem-PT-MT4096DC1024-ReachabilityCardinality-2024-06
FORMULA_NAME SmallOperatingSystem-PT-MT4096DC1024-ReachabilityCardinality-2024-07
FORMULA_NAME SmallOperatingSystem-PT-MT4096DC1024-ReachabilityCardinality-2024-08
FORMULA_NAME SmallOperatingSystem-PT-MT4096DC1024-ReachabilityCardinality-2024-09
FORMULA_NAME SmallOperatingSystem-PT-MT4096DC1024-ReachabilityCardinality-2024-10
FORMULA_NAME SmallOperatingSystem-PT-MT4096DC1024-ReachabilityCardinality-2024-11
FORMULA_NAME SmallOperatingSystem-PT-MT4096DC1024-ReachabilityCardinality-2024-12
FORMULA_NAME SmallOperatingSystem-PT-MT4096DC1024-ReachabilityCardinality-2024-13
FORMULA_NAME SmallOperatingSystem-PT-MT4096DC1024-ReachabilityCardinality-2024-14
FORMULA_NAME SmallOperatingSystem-PT-MT4096DC1024-ReachabilityCardinality-2024-15

=== Now, execution of the tool begins

BK_START 1716970415197

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=gold2023
BK_EXAMINATION=ReachabilityCardinality
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=SmallOperatingSystem-PT-MT4096DC1024
Applying reductions before tool lola
Invoking reducer
Running Version 202304061127
[2024-05-29 08:13:37] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, ReachabilityCardinality, -timeout, 360, -rebuildPNML]
[2024-05-29 08:13:37] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2024-05-29 08:13:37] [INFO ] Load time of PNML (sax parser for PT used): 29 ms
[2024-05-29 08:13:37] [INFO ] Transformed 9 places.
[2024-05-29 08:13:37] [INFO ] Transformed 8 transitions.
[2024-05-29 08:13:37] [INFO ] Parsed PT model containing 9 places and 8 transitions and 27 arcs in 150 ms.
Parsed 16 properties from file /home/mcc/execution/ReachabilityCardinality.xml in 30 ms.
Working with output stream class java.io.PrintStream
FORMULA SmallOperatingSystem-PT-MT4096DC1024-ReachabilityCardinality-2024-00 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
Incomplete random walk after 10252 steps, including 2 resets, run finished after 69 ms. (steps per millisecond=148 ) properties (out of 15) seen :3
FORMULA SmallOperatingSystem-PT-MT4096DC1024-ReachabilityCardinality-2024-11 FALSE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA SmallOperatingSystem-PT-MT4096DC1024-ReachabilityCardinality-2024-07 FALSE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA SmallOperatingSystem-PT-MT4096DC1024-ReachabilityCardinality-2024-04 FALSE TECHNIQUES TOPOLOGICAL RANDOM_WALK
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 314 ms. (steps per millisecond=31 ) properties (out of 12) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 365 ms. (steps per millisecond=27 ) properties (out of 12) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 189 ms. (steps per millisecond=52 ) properties (out of 12) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 137 ms. (steps per millisecond=73 ) properties (out of 12) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 165 ms. (steps per millisecond=60 ) properties (out of 12) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 145 ms. (steps per millisecond=68 ) properties (out of 12) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 206 ms. (steps per millisecond=48 ) properties (out of 12) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 145 ms. (steps per millisecond=68 ) properties (out of 12) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 119 ms. (steps per millisecond=84 ) properties (out of 12) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 98 ms. (steps per millisecond=102 ) properties (out of 12) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 120 ms. (steps per millisecond=83 ) properties (out of 12) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 198 ms. (steps per millisecond=50 ) properties (out of 12) seen :0
Running SMT prover for 12 properties.
// Phase 1: matrix 8 rows 9 cols
[2024-05-29 08:13:40] [INFO ] Computed 4 invariants in 4 ms
[2024-05-29 08:13:40] [INFO ] [Real]Absence check using 4 positive place invariants in 4 ms returned sat
[2024-05-29 08:13:40] [INFO ] After 301ms SMT Verify possible using all constraints in real domain returned unsat :5 sat :0 real:7
[2024-05-29 08:13:40] [INFO ] [Nat]Absence check using 4 positive place invariants in 3 ms returned sat
[2024-05-29 08:13:40] [INFO ] After 53ms SMT Verify possible using state equation in natural domain returned unsat :7 sat :5
[2024-05-29 08:13:40] [INFO ] After 116ms SMT Verify possible using trap constraints in natural domain returned unsat :7 sat :5
Attempting to minimize the solution found.
Minimization took 43 ms.
[2024-05-29 08:13:40] [INFO ] After 258ms SMT Verify possible using all constraints in natural domain returned unsat :7 sat :5
FORMULA SmallOperatingSystem-PT-MT4096DC1024-ReachabilityCardinality-2024-15 TRUE TECHNIQUES STRUCTURAL_REDUCTION TOPOLOGICAL SAT_SMT
FORMULA SmallOperatingSystem-PT-MT4096DC1024-ReachabilityCardinality-2024-12 FALSE TECHNIQUES STRUCTURAL_REDUCTION TOPOLOGICAL SAT_SMT
FORMULA SmallOperatingSystem-PT-MT4096DC1024-ReachabilityCardinality-2024-10 FALSE TECHNIQUES STRUCTURAL_REDUCTION TOPOLOGICAL SAT_SMT
FORMULA SmallOperatingSystem-PT-MT4096DC1024-ReachabilityCardinality-2024-09 TRUE TECHNIQUES STRUCTURAL_REDUCTION TOPOLOGICAL SAT_SMT
FORMULA SmallOperatingSystem-PT-MT4096DC1024-ReachabilityCardinality-2024-05 TRUE TECHNIQUES STRUCTURAL_REDUCTION TOPOLOGICAL SAT_SMT
FORMULA SmallOperatingSystem-PT-MT4096DC1024-ReachabilityCardinality-2024-02 TRUE TECHNIQUES STRUCTURAL_REDUCTION TOPOLOGICAL SAT_SMT
FORMULA SmallOperatingSystem-PT-MT4096DC1024-ReachabilityCardinality-2024-01 TRUE TECHNIQUES STRUCTURAL_REDUCTION TOPOLOGICAL SAT_SMT
Fused 12 Parikh solutions to 5 different solutions.
TestFail conflict detected : techniques TOPOLOGICAL PARIKH_WALK answered differently (false)on formula SmallOperatingSystem-PT-MT4096DC1024-ReachabilityCardinality-2024-05
FORMULA SmallOperatingSystem-PT-MT4096DC1024-ReachabilityCardinality-2024-03 FALSE TECHNIQUES TOPOLOGICAL PARIKH_WALK
TestFail conflict detected : techniques TOPOLOGICAL PARIKH_WALK answered differently (false)on formula SmallOperatingSystem-PT-MT4096DC1024-ReachabilityCardinality-2024-01
TestFail conflict detected : techniques TOPOLOGICAL PARIKH_WALK answered differently (false)on formula SmallOperatingSystem-PT-MT4096DC1024-ReachabilityCardinality-2024-02
Finished Parikh walk after 9288 steps, including 0 resets, run visited all 1 properties in 16 ms. (steps per millisecond=580 )
FORMULA SmallOperatingSystem-PT-MT4096DC1024-ReachabilityCardinality-2024-06 TRUE TECHNIQUES TOPOLOGICAL PARIKH_WALK
Parikh walk visited 2 properties in 662 ms.
Support contains 9 out of 9 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 9/9 places, 8/8 transitions.
Applied a total of 0 rules in 13 ms. Remains 9 /9 variables (removed 0) and now considering 8/8 (removed 0) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 14 ms. Remains : 9/9 places, 8/8 transitions.
Incomplete random walk after 10252 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=1708 ) properties (out of 3) seen :0
Incomplete Best-First random walk after 10000 steps, including 2 resets, run finished after 33 ms. (steps per millisecond=303 ) properties (out of 3) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 40 ms. (steps per millisecond=250 ) properties (out of 3) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 41 ms. (steps per millisecond=243 ) properties (out of 3) seen :0
Interrupted probabilistic random walk after 351682 steps, run timeout after 3001 ms. (steps per millisecond=117 ) properties seen :{}
Probabilistic random walk after 351682 steps, saw 190170 distinct states, run finished after 3004 ms. (steps per millisecond=117 ) properties seen :0
Running SMT prover for 3 properties.
[2024-05-29 08:13:44] [INFO ] Invariant cache hit.
[2024-05-29 08:13:44] [INFO ] After 41ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:3
[2024-05-29 08:13:44] [INFO ] [Nat]Absence check using 4 positive place invariants in 2 ms returned sat
[2024-05-29 08:13:44] [INFO ] After 29ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :3
[2024-05-29 08:13:44] [INFO ] After 52ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :3
Attempting to minimize the solution found.
Minimization took 21 ms.
[2024-05-29 08:13:44] [INFO ] After 122ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :3
FORMULA SmallOperatingSystem-PT-MT4096DC1024-ReachabilityCardinality-2024-08 TRUE TECHNIQUES TOPOLOGICAL PARIKH_WALK
FORMULA SmallOperatingSystem-PT-MT4096DC1024-ReachabilityCardinality-2024-13 TRUE TECHNIQUES TOPOLOGICAL PARIKH_WALK
Finished Parikh walk after 11085 steps, including 0 resets, run visited all 1 properties in 49 ms. (steps per millisecond=226 )
FORMULA SmallOperatingSystem-PT-MT4096DC1024-ReachabilityCardinality-2024-14 TRUE TECHNIQUES TOPOLOGICAL PARIKH_WALK
Parikh walk visited 3 properties in 447 ms.
All properties solved without resorting to model-checking.
Total runtime 7621 ms.
starting LoLA
BK_INPUT SmallOperatingSystem-PT-MT4096DC1024
BK_EXAMINATION: ReachabilityCardinality
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution
ReachabilityCardinality

FORMULA SmallOperatingSystem-PT-MT4096DC1024-ReachabilityCardinality-2024-00 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA SmallOperatingSystem-PT-MT4096DC1024-ReachabilityCardinality-2024-07 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA SmallOperatingSystem-PT-MT4096DC1024-ReachabilityCardinality-2024-03 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA SmallOperatingSystem-PT-MT4096DC1024-ReachabilityCardinality-2024-11 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA SmallOperatingSystem-PT-MT4096DC1024-ReachabilityCardinality-2024-01 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA SmallOperatingSystem-PT-MT4096DC1024-ReachabilityCardinality-2024-09 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA SmallOperatingSystem-PT-MT4096DC1024-ReachabilityCardinality-2024-08 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA SmallOperatingSystem-PT-MT4096DC1024-ReachabilityCardinality-2024-10 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA SmallOperatingSystem-PT-MT4096DC1024-ReachabilityCardinality-2024-12 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA SmallOperatingSystem-PT-MT4096DC1024-ReachabilityCardinality-2024-06 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA SmallOperatingSystem-PT-MT4096DC1024-ReachabilityCardinality-2024-04 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA SmallOperatingSystem-PT-MT4096DC1024-ReachabilityCardinality-2024-15 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA SmallOperatingSystem-PT-MT4096DC1024-ReachabilityCardinality-2024-05 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA SmallOperatingSystem-PT-MT4096DC1024-ReachabilityCardinality-2024-13 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA SmallOperatingSystem-PT-MT4096DC1024-ReachabilityCardinality-2024-14 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA SmallOperatingSystem-PT-MT4096DC1024-ReachabilityCardinality-2024-02 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1716970427392

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202304061127.jar
+ VERSION=202304061127
+ echo 'Running Version 202304061127'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination ReachabilityCardinality -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/ReachabilityCardinality.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:159
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:159
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: LAUNCH INITIAL
lola: LAUNCH task # 1 (type CNST) for 0 SmallOperatingSystem-PT-MT4096DC1024-ReachabilityCardinality-2024-00
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: FINISHED task # 1 (type CNST) for SmallOperatingSystem-PT-MT4096DC1024-ReachabilityCardinality-2024-00
lola: result : true
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: Created skeleton in 0.000000 secs.
lola: LAUNCH task # 60 (type EXCL) for 9 SmallOperatingSystem-PT-MT4096DC1024-ReachabilityCardinality-2024-03
lola: time limit : 200 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 52 (type FNDP) for 21 SmallOperatingSystem-PT-MT4096DC1024-ReachabilityCardinality-2024-07
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 53 (type EQUN) for 21 SmallOperatingSystem-PT-MT4096DC1024-ReachabilityCardinality-2024-07
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 55 (type SRCH) for 21 SmallOperatingSystem-PT-MT4096DC1024-ReachabilityCardinality-2024-07
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: FINISHED task # 55 (type SRCH) for SmallOperatingSystem-PT-MT4096DC1024-ReachabilityCardinality-2024-07
lola: result : true
lola: markings : 715
lola: fired transitions : 714
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 52 (type FNDP) for SmallOperatingSystem-PT-MT4096DC1024-ReachabilityCardinality-2024-07 (obsolete)
lola: CANCELED task # 53 (type EQUN) for SmallOperatingSystem-PT-MT4096DC1024-ReachabilityCardinality-2024-07 (obsolete)
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: LAUNCH task # 63 (type FNDP) for 27 SmallOperatingSystem-PT-MT4096DC1024-ReachabilityCardinality-2024-09
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 64 (type EQUN) for 27 SmallOperatingSystem-PT-MT4096DC1024-ReachabilityCardinality-2024-09
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 66 (type SRCH) for 27 SmallOperatingSystem-PT-MT4096DC1024-ReachabilityCardinality-2024-09
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 60 (type EXCL) for SmallOperatingSystem-PT-MT4096DC1024-ReachabilityCardinality-2024-03
lola: result : true
lola: markings : 4098
lola: fired transitions : 4098
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 86 (type EXCL) for 33 SmallOperatingSystem-PT-MT4096DC1024-ReachabilityCardinality-2024-11
lola: time limit : 225 sec
lola: memory limit: 32 pages
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: Created skeleton in 0.000000 secs.
lola: FINISHED task # 52 (type FNDP) for SmallOperatingSystem-PT-MT4096DC1024-ReachabilityCardinality-2024-07
lola: result : true
lola: fired transitions : 713
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: FINISHED task # 86 (type EXCL) for SmallOperatingSystem-PT-MT4096DC1024-ReachabilityCardinality-2024-11
lola: result : true
lola: markings : 64
lola: fired transitions : 63
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH INITIAL
lola: LAUNCH task # 4 (type CNST) for 3 SmallOperatingSystem-PT-MT4096DC1024-ReachabilityCardinality-2024-01
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: FINISHED task # 4 (type CNST) for SmallOperatingSystem-PT-MT4096DC1024-ReachabilityCardinality-2024-01
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: result : true
lola: LAUNCH task # 99 (type EXCL) for 6 SmallOperatingSystem-PT-MT4096DC1024-ReachabilityCardinality-2024-02
lola: time limit : 450 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-64.sara.
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: sara: rewrite Frontend/Parser/formula_rewrite.k:711try reading problem file /home/mcc/execution/ReachabilityCardinality-53.sara.

lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
sara: place or transition ordering is non-deterministic
sara: place or transition ordering is non-deterministic


lola: FINISHED task # 53 (type EQUN) for SmallOperatingSystem-PT-MT4096DC1024-ReachabilityCardinality-2024-07
lola: result : true
lola: FINISHED task # 64 (type EQUN) for SmallOperatingSystem-PT-MT4096DC1024-ReachabilityCardinality-2024-09
lola: result : false
lola: CANCELED task # 63 (type FNDP) for SmallOperatingSystem-PT-MT4096DC1024-ReachabilityCardinality-2024-09 (obsolete)
lola: CANCELED task # 66 (type SRCH) for SmallOperatingSystem-PT-MT4096DC1024-ReachabilityCardinality-2024-09 (obsolete)
lola: LAUNCH task # 75 (type FNDP) for 24 SmallOperatingSystem-PT-MT4096DC1024-ReachabilityCardinality-2024-08
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 76 (type EQUN) for 24 SmallOperatingSystem-PT-MT4096DC1024-ReachabilityCardinality-2024-08
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 78 (type SRCH) for 24 SmallOperatingSystem-PT-MT4096DC1024-ReachabilityCardinality-2024-08
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 63 (type FNDP) for SmallOperatingSystem-PT-MT4096DC1024-ReachabilityCardinality-2024-09
lola: result : unknown
lola: fired transitions : 34811
lola: tried executions : 2
lola: time used : 0.000000
lola: memory pages used : 0
lola: FINISHED task # 75 (type FNDP) for SmallOperatingSystem-PT-MT4096DC1024-ReachabilityCardinality-2024-08
lola: result : true
lola: fired transitions : 4097
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: CANCELED task # 76 (type EQUN) for SmallOperatingSystem-PT-MT4096DC1024-ReachabilityCardinality-2024-08 (obsolete)
lola: CANCELED task # 78 (type SRCH) for SmallOperatingSystem-PT-MT4096DC1024-ReachabilityCardinality-2024-08 (obsolete)
lola: LAUNCH task # 107 (type FNDP) for 30 SmallOperatingSystem-PT-MT4096DC1024-ReachabilityCardinality-2024-10
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 108 (type FNDP) for 42 SmallOperatingSystem-PT-MT4096DC1024-ReachabilityCardinality-2024-14
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 111 (type EQUN) for 30 SmallOperatingSystem-PT-MT4096DC1024-ReachabilityCardinality-2024-10
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 76 (type EQUN) for SmallOperatingSystem-PT-MT4096DC1024-ReachabilityCardinality-2024-08
lola: result : unknown
lola: rewrite Frontend/Parser/formula_rewrite.k:711
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-111.sara.
sara: place or transition ordering is non-deterministic

lola: FINISHED task # 111 (type EQUN) for SmallOperatingSystem-PT-MT4096DC1024-ReachabilityCardinality-2024-10
lola: result : false
lola: CANCELED task # 107 (type FNDP) for SmallOperatingSystem-PT-MT4096DC1024-ReachabilityCardinality-2024-10 (obsolete)
lola: LAUNCH task # 69 (type FNDP) for 36 SmallOperatingSystem-PT-MT4096DC1024-ReachabilityCardinality-2024-12
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 70 (type EQUN) for 36 SmallOperatingSystem-PT-MT4096DC1024-ReachabilityCardinality-2024-12
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 107 (type FNDP) for SmallOperatingSystem-PT-MT4096DC1024-ReachabilityCardinality-2024-10
lola: result : unknown
lola: fired transitions : 190516
lola: tried executions : 2
lola: time used : 1.000000
lola: memory pages used : 0
lola: rewrite Frontend/Parser/formula_rewrite.k:711
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-70.sara.
sara: place or transition ordering is non-deterministic

lola: FINISHED task # 70 (type EQUN) for SmallOperatingSystem-PT-MT4096DC1024-ReachabilityCardinality-2024-12
lola: result : false
lola: CANCELED task # 69 (type FNDP) for SmallOperatingSystem-PT-MT4096DC1024-ReachabilityCardinality-2024-12 (obsolete)
lola: LAUNCH task # 115 (type FNDP) for 18 SmallOperatingSystem-PT-MT4096DC1024-ReachabilityCardinality-2024-06
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 117 (type EQUN) for 18 SmallOperatingSystem-PT-MT4096DC1024-ReachabilityCardinality-2024-06
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 69 (type FNDP) for SmallOperatingSystem-PT-MT4096DC1024-ReachabilityCardinality-2024-12
lola: result : unknown
lola: fired transitions : 5318
lola: tried executions : 2
lola: time used : 0.000000
lola: memory pages used : 0
lola: rewrite Frontend/Parser/formula_rewrite.k:711
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-117.sara.
lola: FINISHED task # 115 (type FNDP) for SmallOperatingSystem-PT-MT4096DC1024-ReachabilityCardinality-2024-06
lola: result : true
lola: fired transitions : 8042
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: CANCELED task # 117 (type EQUN) for SmallOperatingSystem-PT-MT4096DC1024-ReachabilityCardinality-2024-06 (obsolete)
lola: LAUNCH task # 127 (type FNDP) for 12 SmallOperatingSystem-PT-MT4096DC1024-ReachabilityCardinality-2024-04
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 134 (type EQUN) for 12 SmallOperatingSystem-PT-MT4096DC1024-ReachabilityCardinality-2024-04
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 117 (type EQUN) for SmallOperatingSystem-PT-MT4096DC1024-ReachabilityCardinality-2024-06
lola: result : unknown
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: FINISHED task # 127 (type FNDP) for SmallOperatingSystem-PT-MT4096DC1024-ReachabilityCardinality-2024-04
lola: result : true
lola: fired transitions : 1357
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: CANCELED task # 134 (type EQUN) for SmallOperatingSystem-PT-MT4096DC1024-ReachabilityCardinality-2024-04 (obsolete)
lola: LAUNCH task # 104 (type FNDP) for 45 SmallOperatingSystem-PT-MT4096DC1024-ReachabilityCardinality-2024-15
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 105 (type EQUN) for 45 SmallOperatingSystem-PT-MT4096DC1024-ReachabilityCardinality-2024-15
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 134 (type EQUN) for SmallOperatingSystem-PT-MT4096DC1024-ReachabilityCardinality-2024-04
lola: result : unknown
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-105.sara.
sara: place or transition ordering is non-deterministic

lola: FINISHED task # 105 (type EQUN) for SmallOperatingSystem-PT-MT4096DC1024-ReachabilityCardinality-2024-15
lola: result : false
lola: CANCELED task # 104 (type FNDP) for SmallOperatingSystem-PT-MT4096DC1024-ReachabilityCardinality-2024-15 (obsolete)
lola: LAUNCH task # 102 (type FNDP) for 15 SmallOperatingSystem-PT-MT4096DC1024-ReachabilityCardinality-2024-05
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 109 (type EQUN) for 15 SmallOperatingSystem-PT-MT4096DC1024-ReachabilityCardinality-2024-05
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 104 (type FNDP) for SmallOperatingSystem-PT-MT4096DC1024-ReachabilityCardinality-2024-15
lola: result : unknown
lola: fired transitions : 6630
lola: tried executions : 2
lola: time used : 0.000000
lola: memory pages used : 0
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-109.sara.
sara: place or transition ordering is non-deterministic

lola: FINISHED task # 109 (type EQUN) for SmallOperatingSystem-PT-MT4096DC1024-ReachabilityCardinality-2024-05
lola: result : false
lola: CANCELED task # 102 (type FNDP) for SmallOperatingSystem-PT-MT4096DC1024-ReachabilityCardinality-2024-05 (obsolete)
lola: LAUNCH task # 88 (type FNDP) for 39 SmallOperatingSystem-PT-MT4096DC1024-ReachabilityCardinality-2024-13
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 89 (type EQUN) for 39 SmallOperatingSystem-PT-MT4096DC1024-ReachabilityCardinality-2024-13
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 102 (type FNDP) for SmallOperatingSystem-PT-MT4096DC1024-ReachabilityCardinality-2024-05
lola: result : unknown
lola: fired transitions : 7203
lola: tried executions : 2
lola: time used : 0.000000
lola: memory pages used : 0
lola: rewrite Frontend/Parser/formula_rewrite.k:711
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-89.sara.

lola: FINISHED task # 89 (type EQUN) for SmallOperatingSystem-PT-MT4096DC1024-ReachabilityCardinality-2024-13
lola: result : true
lola: CANCELED task # 88 (type FNDP) for SmallOperatingSystem-PT-MT4096DC1024-ReachabilityCardinality-2024-13 (obsolete)
lola: LAUNCH task # 113 (type EQUN) for 42 SmallOperatingSystem-PT-MT4096DC1024-ReachabilityCardinality-2024-14
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 128 (type SRCH) for 42 SmallOperatingSystem-PT-MT4096DC1024-ReachabilityCardinality-2024-14
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 88 (type FNDP) for SmallOperatingSystem-PT-MT4096DC1024-ReachabilityCardinality-2024-13
lola: result : unknown
lola: fired transitions : 93828
lola: tried executions : 2
lola: time used : 0.000000
lola: memory pages used : 0
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-113.sara.
sara: place or transition ordering is non-deterministic
lola: FINISHED task # 128 (type SRCH) for SmallOperatingSystem-PT-MT4096DC1024-ReachabilityCardinality-2024-14
lola: result : true
lola: markings : 42564
lola: fired transitions : 68003
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 108 (type FNDP) for SmallOperatingSystem-PT-MT4096DC1024-ReachabilityCardinality-2024-14 (obsolete)
lola: CANCELED task # 113 (type EQUN) for SmallOperatingSystem-PT-MT4096DC1024-ReachabilityCardinality-2024-14 (obsolete)
lola: LAUNCH task # 95 (type FNDP) for 6 SmallOperatingSystem-PT-MT4096DC1024-ReachabilityCardinality-2024-02
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 96 (type EQUN) for 6 SmallOperatingSystem-PT-MT4096DC1024-ReachabilityCardinality-2024-02
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 98 (type SRCH) for 6 SmallOperatingSystem-PT-MT4096DC1024-ReachabilityCardinality-2024-02
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 108 (type FNDP) for SmallOperatingSystem-PT-MT4096DC1024-ReachabilityCardinality-2024-14
lola: result : unknown
lola: fired transitions : 799406
lola: tried executions : 2
lola: time used : 1.000000
lola: memory pages used : 0
lola: FINISHED task # 113 (type EQUN) for SmallOperatingSystem-PT-MT4096DC1024-ReachabilityCardinality-2024-14
lola: result : unknown
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-96.sara.

lola: FINISHED task # 96 (type EQUN) for SmallOperatingSystem-PT-MT4096DC1024-ReachabilityCardinality-2024-02
lola: result : false
lola: CANCELED task # 95 (type FNDP) for SmallOperatingSystem-PT-MT4096DC1024-ReachabilityCardinality-2024-02 (obsolete)
lola: CANCELED task # 98 (type SRCH) for SmallOperatingSystem-PT-MT4096DC1024-ReachabilityCardinality-2024-02 (obsolete)
lola: CANCELED task # 99 (type EXCL) for SmallOperatingSystem-PT-MT4096DC1024-ReachabilityCardinality-2024-02 (obsolete)
lola: Portfolio finished: no open formulas

FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT4096DC1024-ReachabilityCardinality-2024-00: INITIAL true preprocessing
SmallOperatingSystem-PT-MT4096DC1024-ReachabilityCardinality-2024-01: INITIAL true preprocessing
SmallOperatingSystem-PT-MT4096DC1024-ReachabilityCardinality-2024-02: AG true state equation
SmallOperatingSystem-PT-MT4096DC1024-ReachabilityCardinality-2024-03: AG false tandem / relaxed
SmallOperatingSystem-PT-MT4096DC1024-ReachabilityCardinality-2024-04: AG false findpath
SmallOperatingSystem-PT-MT4096DC1024-ReachabilityCardinality-2024-05: AG true state equation
SmallOperatingSystem-PT-MT4096DC1024-ReachabilityCardinality-2024-06: EF true findpath
SmallOperatingSystem-PT-MT4096DC1024-ReachabilityCardinality-2024-07: AG false tandem / insertion
SmallOperatingSystem-PT-MT4096DC1024-ReachabilityCardinality-2024-08: EF true findpath
SmallOperatingSystem-PT-MT4096DC1024-ReachabilityCardinality-2024-09: AG true state equation
SmallOperatingSystem-PT-MT4096DC1024-ReachabilityCardinality-2024-10: EF false state equation
SmallOperatingSystem-PT-MT4096DC1024-ReachabilityCardinality-2024-11: AG false tandem / relaxed
SmallOperatingSystem-PT-MT4096DC1024-ReachabilityCardinality-2024-12: EF false state equation
SmallOperatingSystem-PT-MT4096DC1024-ReachabilityCardinality-2024-13: EF true state equation
SmallOperatingSystem-PT-MT4096DC1024-ReachabilityCardinality-2024-14: EF true tandem / insertion
SmallOperatingSystem-PT-MT4096DC1024-ReachabilityCardinality-2024-15: AG true state equation


Time elapsed: 1 secs. Pages in use: 3

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="SmallOperatingSystem-PT-MT4096DC1024"
export BK_EXAMINATION="ReachabilityCardinality"
export BK_TOOL="gold2023"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool gold2023"
echo " Input is SmallOperatingSystem-PT-MT4096DC1024, examination is ReachabilityCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r395-smll-171683824200194"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/SmallOperatingSystem-PT-MT4096DC1024.tgz
mv SmallOperatingSystem-PT-MT4096DC1024 execution
cd execution
if [ "ReachabilityCardinality" = "ReachabilityDeadlock" ] || [ "ReachabilityCardinality" = "UpperBounds" ] || [ "ReachabilityCardinality" = "QuasiLiveness" ] || [ "ReachabilityCardinality" = "StableMarking" ] || [ "ReachabilityCardinality" = "Liveness" ] || [ "ReachabilityCardinality" = "OneSafe" ] || [ "ReachabilityCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "ReachabilityCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "ReachabilityCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "ReachabilityCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property ReachabilityCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "ReachabilityCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' ReachabilityCardinality.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "ReachabilityCardinality" = "ReachabilityDeadlock" ] || [ "ReachabilityCardinality" = "QuasiLiveness" ] || [ "ReachabilityCardinality" = "StableMarking" ] || [ "ReachabilityCardinality" = "Liveness" ] || [ "ReachabilityCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME ReachabilityCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;