MCC'2024- Execution of r379-smll-171683812300324

About the Execution of LoLA for SmallOperatingSystem-PT-MT8192DC2048

Execution Summary
Max Memory Used (MB)	Time wait (ms)	CPU Usage (ms)	I/O Wait (ms)	Computed Result	Execution Status
12169.831	155657.00	156493.00	454.80	FFFFFFFTFFFTFFFF	normal

Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2024-input.r379-smll-171683812300324.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is SmallOperatingSystem-PT-MT8192DC2048, examination is LTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r379-smll-171683812300324
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 496K
-rw-r--r-- 1 mcc users 7.7K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 69K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 7.0K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 57K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:43 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.7K May 18 16:43 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 4.7K Apr 23 07:57 LTLCardinality.txt
-rw-r--r-- 1 mcc users 29K Apr 23 07:57 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.7K Apr 23 07:57 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K Apr 23 07:57 LTLFireability.xml
-rw-r--r-- 1 mcc users 15K Apr 12 14:02 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 127K Apr 12 14:02 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 11K Apr 12 14:02 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 74K Apr 12 14:02 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 2.1K Apr 23 07:57 UpperBounds.txt
-rw-r--r-- 1 mcc users 4.1K Apr 23 07:57 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:43 equiv_col
-rw-r--r-- 1 mcc users 13 May 18 16:43 instance
-rw-r--r-- 1 mcc users 6 May 18 16:43 iscolored
-rw-r--r-- 1 mcc users 8.1K May 18 16:43 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-00
FORMULA_NAME SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-01
FORMULA_NAME SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-02
FORMULA_NAME SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-03
FORMULA_NAME SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-04
FORMULA_NAME SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-05
FORMULA_NAME SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-06
FORMULA_NAME SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-07
FORMULA_NAME SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-08
FORMULA_NAME SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-09
FORMULA_NAME SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-10
FORMULA_NAME SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-11
FORMULA_NAME SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-12
FORMULA_NAME SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-13
FORMULA_NAME SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-14
FORMULA_NAME SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-15

=== Now, execution of the tool begins

BK_START 1717135882873

FORMULA SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-00 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-01 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-11 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-09 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-07 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-06 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-05 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-04 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-03 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-10 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-02 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-12 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
[[35mlola[0m] [1mFINAL RESULTS[0m
[[35mlola[0m] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m] [1m[31mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-00: AG false findpath[0m
[[35mlola[0m] [1m[31mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m] [1m[31mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m] [1m[31mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m] [1m[31mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m] [1m[31mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m] [1m[31mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m] [1m[32mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m] [1m[31mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m] [1m[31mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m] [1m[31mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m] [1m[32mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m] [1m[31mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m] [1m[31mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m] [1m[31mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m] [1m[31mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-15: AG false findpath[0m
[[35mlola[0m]
[[35mlola[0m] Time elapsed: 154 secs. Pages in use: 332

BK_STOP 1717136038530

--------------------
content from stderr:

[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLFireability.xml[0m
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] LAUNCH task # 48 (type EXCL) for 47 SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-13
[[35mlola[0m][I] time limit : 138 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 57 (type FNDP) for 53 SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-15
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 58 (type EQUN) for 53 SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-15
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 57 (type FNDP) for SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-15
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][W] CANCELED task # 58 (type EQUN) for SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-15 (obsolete)
[[35mlola[0m][I] LAUNCH task # 61 (type FNDP) for 3 SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-01
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 63 (type EQUN) for 3 SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-01
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 65 (type FNDP) for 0 SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-00
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 58 (type EQUN) for SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-15
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] FINISHED task # 65 (type FNDP) for SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-00
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] FINISHED task # 61 (type FNDP) for SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-01
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][W] CANCELED task # 63 (type EQUN) for SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-01 (obsolete)
[[35mlola[0m][I] FINISHED task # 63 (type EQUN) for SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-01
[[35mlola[0m][I] result : true
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 5/257 20/2000 SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-13 3033937 m, 606787 m/sec, 6051978 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 5 secs. Pages in use: 20
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 10/257 41/2000 SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-13 6279297 m, 649072 m/sec, 12543227 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 10 secs. Pages in use: 41
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 15/257 62/2000 SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-13 9531764 m, 650493 m/sec, 19048691 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 15 secs. Pages in use: 62
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 48 (type EXCL) for SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-13
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 12611590
[[35mlola[0m][I] fired transitions : 25194502
[[35mlola[0m][I] time used : 19
[[35mlola[0m][I] memory pages used : 82
[[35mlola[0m][I] LAUNCH task # 51 (type EXCL) for 50 SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-14
[[35mlola[0m][I] time limit : 275 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 51 (type EXCL) for SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-14
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 16387
[[35mlola[0m][I] fired transitions : 16387
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 42 (type EXCL) for 41 SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-11
[[35mlola[0m][I] time limit : 298 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 42 (type EXCL) for SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-11
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 2
[[35mlola[0m][I] fired transitions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 36 (type EXCL) for 35 SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-09
[[35mlola[0m][I] time limit : 325 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 1/325 2/2000 SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-09 197346 m, 39469 m/sec, 380437 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 20 secs. Pages in use: 82
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 6/325 24/2000 SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-09 3599682 m, 680467 m/sec, 7186770 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 25 secs. Pages in use: 82
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 36 (type EXCL) for SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-09
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 4214777
[[35mlola[0m][I] fired transitions : 8413168
[[35mlola[0m][I] time used : 7
[[35mlola[0m][I] memory pages used : 28
[[35mlola[0m][I] LAUNCH task # 33 (type EXCL) for 32 SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-08
[[35mlola[0m][I] time limit : 357 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 33 (type EXCL) for SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-08
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 16386
[[35mlola[0m][I] fired transitions : 16386
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 30 (type EXCL) for 29 SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-07
[[35mlola[0m][I] time limit : 397 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 30 (type EXCL) for SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-07
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 4097
[[35mlola[0m][I] fired transitions : 4096
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 27 (type EXCL) for 22 SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-06
[[35mlola[0m][I] time limit : 446 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 27 (type EXCL) for SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-06
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 16386
[[35mlola[0m][I] fired transitions : 16386
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 20 (type EXCL) for 19 SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-05
[[35mlola[0m][I] time limit : 595 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 4/595 18/2000 SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-05 2655881 m, 531176 m/sec, 3976059 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 30 secs. Pages in use: 82
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 9/595 41/2000 SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-05 6062246 m, 681273 m/sec, 9086160 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 35 secs. Pages in use: 82
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 14/595 63/2000 SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-05 9410094 m, 669569 m/sec, 14108479 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 40 secs. Pages in use: 82
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 19/595 86/2000 SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-05 12754066 m, 668794 m/sec, 19124979 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 45 secs. Pages in use: 86
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 24/595 109/2000 SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-05 16208289 m, 690844 m/sec, 24306875 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 50 secs. Pages in use: 109
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 29/595 131/2000 SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-05 19531714 m, 664685 m/sec, 29292556 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 55 secs. Pages in use: 131
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 34/595 154/2000 SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-05 23036257 m, 700908 m/sec, 34549941 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 60 secs. Pages in use: 154
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 39/595 177/2000 SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-05 26418449 m, 676438 m/sec, 39616611 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 65 secs. Pages in use: 177
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 44/595 194/2000 SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-05 29167588 m, 549827 m/sec, 43740765 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 70 secs. Pages in use: 194
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 49/595 212/2000 SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-05 31868267 m, 540135 m/sec, 47792223 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 75 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 54/595 230/2000 SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-05 34712234 m, 568793 m/sec, 52058637 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 80 secs. Pages in use: 230
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 59/595 249/2000 SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-05 37606659 m, 578885 m/sec, 56400748 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 85 secs. Pages in use: 249
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 64/595 267/2000 SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-05 40417979 m, 562264 m/sec, 60618184 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 90 secs. Pages in use: 267
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 69/595 286/2000 SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-05 43291465 m, 574697 m/sec, 64928880 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 95 secs. Pages in use: 286
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 74/595 304/2000 SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-05 46134231 m, 568553 m/sec, 69193494 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 100 secs. Pages in use: 304
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 79/595 322/2000 SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-05 48871291 m, 547412 m/sec, 73299530 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 105 secs. Pages in use: 322
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 20 (type EXCL) for SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-05
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 50354180
[[35mlola[0m][I] fired transitions : 75524105
[[35mlola[0m][I] time used : 81
[[35mlola[0m][I] memory pages used : 332
[[35mlola[0m][I] LAUNCH task # 17 (type EXCL) for 16 SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-04
[[35mlola[0m][I] time limit : 698 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 17 (type EXCL) for SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-04
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 16386
[[35mlola[0m][I] fired transitions : 16386
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 14 (type EXCL) for 13 SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-03
[[35mlola[0m][I] time limit : 873 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 3/873 10/2000 SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-03 1425246 m, 285049 m/sec, 2834335 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 110 secs. Pages in use: 332
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 8/873 31/2000 SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-03 4411712 m, 597293 m/sec, 8807755 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 115 secs. Pages in use: 332
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 13/873 50/2000 SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-03 7232562 m, 564170 m/sec, 14449913 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 120 secs. Pages in use: 332
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 18/873 70/2000 SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-03 10134988 m, 580485 m/sec, 20255238 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 125 secs. Pages in use: 332
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 23/873 90/2000 SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-03 13024041 m, 577810 m/sec, 26019474 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 130 secs. Pages in use: 332
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 28/873 106/2000 SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-03 15454757 m, 486143 m/sec, 30881303 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 135 secs. Pages in use: 332
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 33/873 121/2000 SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-03 17847273 m, 478503 m/sec, 35666723 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 140 secs. Pages in use: 332
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 38/873 137/2000 SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-03 20281777 m, 486900 m/sec, 40536128 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 145 secs. Pages in use: 332
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT8192DC2048-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 43/873 153/2000 SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-03 22764259 m, 496496 m/sec, 45501495 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 150 secs. Pages in use: 332
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 14 (type EXCL) for SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-03
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 25192449
[[35mlola[0m][I] fired transitions : 50358267
[[35mlola[0m][I] time used : 47
[[35mlola[0m][I] memory pages used : 169
[[35mlola[0m][I] LAUNCH task # 39 (type EXCL) for 38 SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-10
[[35mlola[0m][I] time limit : 1148 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 39 (type EXCL) for SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-10
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 16386
[[35mlola[0m][I] fired transitions : 16386
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 11 (type EXCL) for 10 SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-02
[[35mlola[0m][I] time limit : 1723 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 11 (type EXCL) for SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-02
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 16386
[[35mlola[0m][I] fired transitions : 16386
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 45 (type EXCL) for 44 SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-12
[[35mlola[0m][I] time limit : 3446 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 45 (type EXCL) for SmallOperatingSystem-PT-MT8192DC2048-LTLFireability-12
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 16388
[[35mlola[0m][I] fired transitions : 16388
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] Portfolio finished: no open formulas

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="SmallOperatingSystem-PT-MT8192DC2048"
export BK_EXAMINATION="LTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is SmallOperatingSystem-PT-MT8192DC2048, examination is LTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r379-smll-171683812300324"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/SmallOperatingSystem-PT-MT8192DC2048.tgz
mv SmallOperatingSystem-PT-MT8192DC2048 execution
cd execution
if [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "UpperBounds" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] || [ "LTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' LTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;