Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2024-input.r379-smll-171683812300315.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.......................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is SmallOperatingSystem-PT-MT4096DC2048, examination is LTLCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r379-smll-171683812300315
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 516K
-rw-r--r-- 1 mcc users 9.3K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 86K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 7.6K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 64K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:43 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.7K May 18 16:43 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 4.6K Apr 23 07:57 LTLCardinality.txt
-rw-r--r-- 1 mcc users 26K Apr 23 07:57 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.9K Apr 23 07:57 LTLFireability.txt
-rw-r--r-- 1 mcc users 19K Apr 23 07:57 LTLFireability.xml
-rw-r--r-- 1 mcc users 13K Apr 12 14:20 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 106K Apr 12 14:20 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 13K Apr 12 14:19 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 92K Apr 12 14:19 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 2.1K Apr 23 07:57 UpperBounds.txt
-rw-r--r-- 1 mcc users 4.1K Apr 23 07:57 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:43 equiv_col
-rw-r--r-- 1 mcc users 13 May 18 16:43 instance
-rw-r--r-- 1 mcc users 6 May 18 16:43 iscolored
-rw-r--r-- 1 mcc users 8.1K May 18 16:43 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME SmallOperatingSystem-PT-MT4096DC2048-LTLCardinality-00
FORMULA_NAME SmallOperatingSystem-PT-MT4096DC2048-LTLCardinality-01
FORMULA_NAME SmallOperatingSystem-PT-MT4096DC2048-LTLCardinality-02
FORMULA_NAME SmallOperatingSystem-PT-MT4096DC2048-LTLCardinality-03
FORMULA_NAME SmallOperatingSystem-PT-MT4096DC2048-LTLCardinality-04
FORMULA_NAME SmallOperatingSystem-PT-MT4096DC2048-LTLCardinality-05
FORMULA_NAME SmallOperatingSystem-PT-MT4096DC2048-LTLCardinality-06
FORMULA_NAME SmallOperatingSystem-PT-MT4096DC2048-LTLCardinality-07
FORMULA_NAME SmallOperatingSystem-PT-MT4096DC2048-LTLCardinality-08
FORMULA_NAME SmallOperatingSystem-PT-MT4096DC2048-LTLCardinality-09
FORMULA_NAME SmallOperatingSystem-PT-MT4096DC2048-LTLCardinality-10
FORMULA_NAME SmallOperatingSystem-PT-MT4096DC2048-LTLCardinality-11
FORMULA_NAME SmallOperatingSystem-PT-MT4096DC2048-LTLCardinality-12
FORMULA_NAME SmallOperatingSystem-PT-MT4096DC2048-LTLCardinality-13
FORMULA_NAME SmallOperatingSystem-PT-MT4096DC2048-LTLCardinality-14
FORMULA_NAME SmallOperatingSystem-PT-MT4096DC2048-LTLCardinality-15

=== Now, execution of the tool begins

BK_START 1717134946211

FORMULA SmallOperatingSystem-PT-MT4096DC2048-LTLCardinality-06 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA SmallOperatingSystem-PT-MT4096DC2048-LTLCardinality-11 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA SmallOperatingSystem-PT-MT4096DC2048-LTLCardinality-00 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA SmallOperatingSystem-PT-MT4096DC2048-LTLCardinality-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA SmallOperatingSystem-PT-MT4096DC2048-LTLCardinality-12 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA SmallOperatingSystem-PT-MT4096DC2048-LTLCardinality-09 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA SmallOperatingSystem-PT-MT4096DC2048-LTLCardinality-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA SmallOperatingSystem-PT-MT4096DC2048-LTLCardinality-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA SmallOperatingSystem-PT-MT4096DC2048-LTLCardinality-07 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA SmallOperatingSystem-PT-MT4096DC2048-LTLCardinality-05 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA SmallOperatingSystem-PT-MT4096DC2048-LTLCardinality-04 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA SmallOperatingSystem-PT-MT4096DC2048-LTLCardinality-02 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA SmallOperatingSystem-PT-MT4096DC2048-LTLCardinality-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA SmallOperatingSystem-PT-MT4096DC2048-LTLCardinality-03 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA SmallOperatingSystem-PT-MT4096DC2048-LTLCardinality-01 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA SmallOperatingSystem-PT-MT4096DC2048-LTLCardinality-10 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
[lola] FINAL RESULTS
[lola]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola] SmallOperatingSystem-PT-MT4096DC2048-LTLCardinality-00: LTL false LTL model checker
[lola] SmallOperatingSystem-PT-MT4096DC2048-LTLCardinality-01: LTL true LTL model checker
[lola] SmallOperatingSystem-PT-MT4096DC2048-LTLCardinality-02: LTL false LTL model checker
[lola] SmallOperatingSystem-PT-MT4096DC2048-LTLCardinality-03: LTL false LTL model checker
[lola] SmallOperatingSystem-PT-MT4096DC2048-LTLCardinality-04: LTL/CTL false LTL model checker
[lola] SmallOperatingSystem-PT-MT4096DC2048-LTLCardinality-05: LTL false LTL model checker
[lola] SmallOperatingSystem-PT-MT4096DC2048-LTLCardinality-06: INITIAL false preprocessing
[lola] SmallOperatingSystem-PT-MT4096DC2048-LTLCardinality-07: LTL false LTL model checker
[lola] SmallOperatingSystem-PT-MT4096DC2048-LTLCardinality-08: LTL false LTL model checker
[lola] SmallOperatingSystem-PT-MT4096DC2048-LTLCardinality-09: LTL false LTL model checker
[lola] SmallOperatingSystem-PT-MT4096DC2048-LTLCardinality-10: LTL true LTL model checker
[lola] SmallOperatingSystem-PT-MT4096DC2048-LTLCardinality-11: AG false findpath
[lola] SmallOperatingSystem-PT-MT4096DC2048-LTLCardinality-12: LTL false LTL model checker
[lola] SmallOperatingSystem-PT-MT4096DC2048-LTLCardinality-13: AG false findpath
[lola] SmallOperatingSystem-PT-MT4096DC2048-LTLCardinality-14: LTL false LTL model checker
[lola] SmallOperatingSystem-PT-MT4096DC2048-LTLCardinality-15: F false state space / EG
[lola]
[lola] Time elapsed: 49 secs. Pages in use: 112

BK_STOP 1717134996067

--------------------
content from stderr:

[lola][I] LoLA will run for 3600 seconds at most (--timelimit)
[lola][W] unknown unit in memory specification: using default
[lola][I] MEM LIMIT 5
[lola][I] NET
[lola][I] reading net from model.pnml
[lola][I] input: PNML file (--pnmlnet)
[lola][I] reading pnml
[lola][I] PNML file contains place/transition net
[lola][I] closed net file model.pnml
[lola][I] finished parsing
[lola][I] Reading formula.
[lola][I] Using XML format (--xmlformula)
[lola][I] reading XML formula
[lola][I] reading formula from LTLCardinality.xml
[lola][I] LAUNCH task # 19 (type CNST) for 18 SmallOperatingSystem-PT-MT4096DC2048-LTLCardinality-06
[lola][I] time limit : 0 sec
[lola][I] memory limit: 0 pages
[lola][I] FINISHED task # 19 (type CNST) for SmallOperatingSystem-PT-MT4096DC2048-LTLCardinality-06
[lola][I] result : false
[lola][I] Rule S: 0 transitions removed,0 places removed
[lola][I] LAUNCH task # 1 (type EXCL) for 0 SmallOperatingSystem-PT-MT4096DC2048-LTLCardinality-00
[lola][I] time limit : 240 sec
[lola][I] memory limit: 2000 pages
[lola][I] LAUNCH task # 49 (type FNDP) for 33 SmallOperatingSystem-PT-MT4096DC2048-LTLCardinality-11
[lola][I] time limit : 32000000 sec
[lola][I] memory limit: 5 pages
[lola][I] LAUNCH task # 50 (type EQUN) for 33 SmallOperatingSystem-PT-MT4096DC2048-LTLCardinality-11
[lola][I] time limit : 32000000 sec
[lola][I] memory limit: 5 pages
[lola][I] LAUNCH task # 56 (type EQUN) for 45 SmallOperatingSystem-PT-MT4096DC2048-LTLCardinality-15
[lola][I] time limit : 32000000 sec
[lola][I] memory limit: 5 pages
[lola][I] FINISHED task # 49 (type FNDP) for SmallOperatingSystem-PT-MT4096DC2048-LTLCardinality-11
[lola][I] result : true
[lola][I] tried executions : 1
[lola][I] time used : 0
[lola][I] memory pages used : 0
[lola][W] CANCELED task # 50 (type EQUN) for SmallOperatingSystem-PT-MT4096DC2048-LTLCardinality-11 (obsolete)
[lola][I] FINISHED task # 56 (type EQUN) for SmallOperatingSystem-PT-MT4096DC2048-LTLCardinality-15
[lola][I] result : true
[lola][I] FINISHED task # 1 (type EXCL) for SmallOperatingSystem-PT-MT4096DC2048-LTLCardinality-00
[lola][I] result : false
[lola][I] markings : 8194
[lola][I] fired transitions : 8194
[lola][I] time used : 1
[lola][I] memory pages used : 1
[lola][I] LAUNCH task # 43 (type EXCL) for 42 SmallOperatingSystem-PT-MT4096DC2048-LTLCardinality-14
[lola][I] time limit : 276 sec
[lola][I] memory limit: 2000 pages
[lola][I] FINISHED task # 50 (type EQUN) for SmallOperatingSystem-PT-MT4096DC2048-LTLCardinality-11
[lola][I] result : true
[lola][I] FINISHED task # 43 (type EXCL) for SmallOperatingSystem-PT-MT4096DC2048-LTLCardinality-14
[lola][I] result : false
[lola][I] markings : 12288
[lola][I] fired transitions : 12288
[lola][I] time used : 0
[lola][I] memory pages used : 1
[lola][I] LAUNCH task # 37 (type EXCL) for 36 SmallOperatingSystem-PT-MT4096DC2048-LTLCardinality-12
[lola][I] time limit : 299 sec
[lola][I] memory limit: 2000 pages
[lola][I] FINISHED task # 37 (type EXCL) for SmallOperatingSystem-PT-MT4096DC2048-LTLCardinality-12
[lola][I] result : false
[lola][I] markings : 8194
[lola][I] fired transitions : 8194
[lola][I] time used : 0
[lola][I] memory pages used : 1
[lola][I] LAUNCH task # 28 (type EXCL) for 27 SmallOperatingSystem-PT-MT4096DC2048-LTLCardinality-09
[lola][I] time limit : 327 sec
[lola][I] memory limit: 2000 pages
[lola][I] FINISHED task # 28 (type EXCL) for SmallOperatingSystem-PT-MT4096DC2048-LTLCardinality-09
[lola][I] result : false
[lola][I] markings : 8194
[lola][I] fired transitions : 8194
[lola][I] time used : 0
[lola][I] memory pages used : 1
[lola][I] LAUNCH task # 25 (type EXCL) for 24 SmallOperatingSystem-PT-MT4096DC2048-LTLCardinality-08
[lola][I] time limit : 359 sec
[lola][I] memory limit: 2000 pages
[lola][I] FINISHED task # 25 (type EXCL) for SmallOperatingSystem-PT-MT4096DC2048-LTLCardinality-08
[lola][I] result : false
[lola][I] markings : 8200
[lola][I] fired transitions : 8202
[lola][I] time used : 0
[lola][I] memory pages used : 1
[lola][I] LAUNCH task # 22 (type EXCL) for 21 SmallOperatingSystem-PT-MT4096DC2048-LTLCardinality-07
[lola][I] time limit : 399 sec
[lola][I] memory limit: 2000 pages
[lola][I] LAUNCH task # 58 (type FNDP) for 39 SmallOperatingSystem-PT-MT4096DC2048-LTLCardinality-13
[lola][I] time limit : 32000000 sec
[lola][I] memory limit: 5 pages
[lola][I] LAUNCH task # 59 (type EQUN) for 39 SmallOperatingSystem-PT-MT4096DC2048-LTLCardinality-13
[lola][I] time limit : 32000000 sec
[lola][I] memory limit: 5 pages
[lola][I] FINISHED task # 58 (type FNDP) for SmallOperatingSystem-PT-MT4096DC2048-LTLCardinality-13
[lola][I] result : true
[lola][I] tried executions : 1
[lola][I] time used : 0
[lola][I] memory pages used : 0
[lola][W] CANCELED task # 59 (type EQUN) for SmallOperatingSystem-PT-MT4096DC2048-LTLCardinality-13 (obsolete)
[lola][I] FINISHED task # 59 (type EQUN) for SmallOperatingSystem-PT-MT4096DC2048-LTLCardinality-13
[lola][I] result : true
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] SmallOperatingSystem-PT-MT4096DC2048-LTLCardinality-00: LTL false LTL model checker
[lola][.] SmallOperatingSystem-PT-MT4096DC2048-LTLCardinality-06: INITIAL false preprocessing
[lola][.] SmallOperatingSystem-PT-MT4096DC2048-LTLCardinality-08: LTL false LTL model checker
[lola][.] SmallOperatingSystem-PT-MT4096DC2048-LTLCardinality-09: LTL false LTL model checker
[lola][.] SmallOperatingSystem-PT-MT4096DC2048-LTLCardinality-11: AG false findpath
[lola][.] SmallOperatingSystem-PT-MT4096DC2048-LTLCardinality-12: LTL false LTL model checker
[lola][.] SmallOperatingSystem-PT-MT4096DC2048-LTLCardinality-13: AG false findpath
[lola][.] SmallOperatingSystem-PT-MT4096DC2048-LTLCardinality-14: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] SmallOperatingSystem-PT-MT4096DC2048-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[lola][.] SmallOperatingSystem-PT-MT4096DC2048-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[lola][.] SmallOperatingSystem-PT-MT4096DC2048-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[lola][.] SmallOperatingSystem-PT-MT4096DC2048-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[lola][.] SmallOperatingSystem-PT-MT4096DC2048-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[lola][.] SmallOperatingSystem-PT-MT4096DC2048-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[lola][.] SmallOperatingSystem-PT-MT4096DC2048-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[lola][.] SmallOperatingSystem-PT-MT4096DC2048-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 22 LTL EXCL 4/449 18/2000 SmallOperatingSystem-PT-MT4096DC2048-LTLCardinality-07 2571942 m, 514388 m/sec, 5136107 t fired, .
[lola][.]
[lola][.] Time elapsed: 5 secs. Pages in use: 18
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] SmallOperatingSystem-PT-MT4096DC2048-LTLCardinality-00: LTL false LTL model checker
[lola][.] SmallOperatingSystem-PT-MT4096DC2048-LTLCardinality-06: INITIAL false preprocessing
[lola][.] SmallOperatingSystem-PT-MT4096DC2048-LTLCardinality-08: LTL false LTL model checker
[lola][.] SmallOperatingSystem-PT-MT4096DC2048-LTLCardinality-09: LTL false LTL model checker
[lola][.] SmallOperatingSystem-PT-MT4096DC2048-LTLCardinality-11: AG false findpath
[lola][.] SmallOperatingSystem-PT-MT4096DC2048-LTLCardinality-12: LTL false LTL model checker
[lola][.] SmallOperatingSystem-PT-MT4096DC2048-LTLCardinality-13: AG false findpath
[lola][.] SmallOperatingSystem-PT-MT4096DC2048-LTLCardinality-14: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] SmallOperatingSystem-PT-MT4096DC2048-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[lola][.] SmallOperatingSystem-PT-MT4096DC2048-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[lola][.] SmallOperatingSystem-PT-MT4096DC2048-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[lola][.] SmallOperatingSystem-PT-MT4096DC2048-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[lola][.] SmallOperatingSystem-PT-MT4096DC2048-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[lola][.] SmallOperatingSystem-PT-MT4096DC2048-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[lola][.] SmallOperatingSystem-PT-MT4096DC2048-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[lola][.] SmallOperatingSystem-PT-MT4096DC2048-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 22 LTL EXCL 9/449 36/2000 SmallOperatingSystem-PT-MT4096DC2048-LTLCardinality-07 5208834 m, 527378 m/sec, 10410346 t fired, .
[lola][.]
[lola][.] Time elapsed: 10 secs. Pages in use: 36
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] SmallOperatingSystem-PT-MT4096DC2048-LTLCardinality-00: LTL false LTL model checker
[lola][.] SmallOperatingSystem-PT-MT4096DC2048-LTLCardinality-06: INITIAL false preprocessing
[lola][.] SmallOperatingSystem-PT-MT4096DC2048-LTLCardinality-08: LTL false LTL model checker
[lola][.] SmallOperatingSystem-PT-MT4096DC2048-LTLCardinality-09: LTL false LTL model checker
[lola][.] SmallOperatingSystem-PT-MT4096DC2048-LTLCardinality-11: AG false findpath
[lola][.] SmallOperatingSystem-PT-MT4096DC2048-LTLCardinality-12: LTL false LTL model checker
[lola][.] SmallOperatingSystem-PT-MT4096DC2048-LTLCardinality-13: AG false findpath
[lola][.] SmallOperatingSystem-PT-MT4096DC2048-LTLCardinality-14: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] SmallOperatingSystem-PT-MT4096DC2048-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[lola][.] SmallOperatingSystem-PT-MT4096DC2048-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[lola][.] SmallOperatingSystem-PT-MT4096DC2048-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[lola][.] SmallOperatingSystem-PT-MT4096DC2048-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[lola][.] SmallOperatingSystem-PT-MT4096DC2048-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[lola][.] SmallOperatingSystem-PT-MT4096DC2048-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[lola][.] SmallOperatingSystem-PT-MT4096DC2048-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[lola][.] SmallOperatingSystem-PT-MT4096DC2048-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 22 LTL EXCL 14/449 54/2000 SmallOperatingSystem-PT-MT4096DC2048-LTLCardinality-07 7931343 m, 544501 m/sec, 15853446 t fired, .
[lola][.]
[lola][.] Time elapsed: 15 secs. Pages in use: 54
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] SmallOperatingSystem-PT-MT4096DC2048-LTLCardinality-00: LTL false LTL model checker
[lola][.] SmallOperatingSystem-PT-MT4096DC2048-LTLCardinality-06: INITIAL false preprocessing
[lola][.] SmallOperatingSystem-PT-MT4096DC2048-LTLCardinality-08: LTL false LTL model checker
[lola][.] SmallOperatingSystem-PT-MT4096DC2048-LTLCardinality-09: LTL false LTL model checker
[lola][.] SmallOperatingSystem-PT-MT4096DC2048-LTLCardinality-11: AG false findpath
[lola][.] SmallOperatingSystem-PT-MT4096DC2048-LTLCardinality-12: LTL false LTL model checker
[lola][.] SmallOperatingSystem-PT-MT4096DC2048-LTLCardinality-13: AG false findpath
[lola][.] SmallOperatingSystem-PT-MT4096DC2048-LTLCardinality-14: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] SmallOperatingSystem-PT-MT4096DC2048-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[lola][.] SmallOperatingSystem-PT-MT4096DC2048-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[lola][.] SmallOperatingSystem-PT-MT4096DC2048-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[lola][.] SmallOperatingSystem-PT-MT4096DC2048-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[lola][.] SmallOperatingSystem-PT-MT4096DC2048-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[lola][.] SmallOperatingSystem-PT-MT4096DC2048-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[lola][.] SmallOperatingSystem-PT-MT4096DC2048-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[lola][.] SmallOperatingSystem-PT-MT4096DC2048-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 22 LTL EXCL 19/449 68/2000 SmallOperatingSystem-PT-MT4096DC2048-LTLCardinality-07 10087255 m, 431182 m/sec, 20163849 t fired, .
[lola][.]
[lola][.] Time elapsed: 20 secs. Pages in use: 68
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] SmallOperatingSystem-PT-MT4096DC2048-LTLCardinality-00: LTL false LTL model checker
[lola][.] SmallOperatingSystem-PT-MT4096DC2048-LTLCardinality-06: INITIAL false preprocessing
[lola][.] SmallOperatingSystem-PT-MT4096DC2048-LTLCardinality-08: LTL false LTL model checker
[lola][.] SmallOperatingSystem-PT-MT4096DC2048-LTLCardinality-09: LTL false LTL model checker
[lola][.] SmallOperatingSystem-PT-MT4096DC2048-LTLCardinality-11: AG false findpath
[lola][.] SmallOperatingSystem-PT-MT4096DC2048-LTLCardinality-12: LTL false LTL model checker
[lola][.] SmallOperatingSystem-PT-MT4096DC2048-LTLCardinality-13: AG false findpath
[lola][.] SmallOperatingSystem-PT-MT4096DC2048-LTLCardinality-14: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] SmallOperatingSystem-PT-MT4096DC2048-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[lola][.] SmallOperatingSystem-PT-MT4096DC2048-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[lola][.] SmallOperatingSystem-PT-MT4096DC2048-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[lola][.] SmallOperatingSystem-PT-MT4096DC2048-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[lola][.] SmallOperatingSystem-PT-MT4096DC2048-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[lola][.] SmallOperatingSystem-PT-MT4096DC2048-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[lola][.] SmallOperatingSystem-PT-MT4096DC2048-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[lola][.] SmallOperatingSystem-PT-MT4096DC2048-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 22 LTL EXCL 24/449 82/2000 SmallOperatingSystem-PT-MT4096DC2048-LTLCardinality-07 12188595 m, 420268 m/sec, 24365160 t fired, .
[lola][.]
[lola][.] Time elapsed: 25 secs. Pages in use: 82
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] SmallOperatingSystem-PT-MT4096DC2048-LTLCardinality-00: LTL false LTL model checker
[lola][.] SmallOperatingSystem-PT-MT4096DC2048-LTLCardinality-06: INITIAL false preprocessing
[lola][.] SmallOperatingSystem-PT-MT4096DC2048-LTLCardinality-08: LTL false LTL model checker
[lola][.] SmallOperatingSystem-PT-MT4096DC2048-LTLCardinality-09: LTL false LTL model checker
[lola][.] SmallOperatingSystem-PT-MT4096DC2048-LTLCardinality-11: AG false findpath
[lola][.] SmallOperatingSystem-PT-MT4096DC2048-LTLCardinality-12: LTL false LTL model checker
[lola][.] SmallOperatingSystem-PT-MT4096DC2048-LTLCardinality-13: AG false findpath
[lola][.] SmallOperatingSystem-PT-MT4096DC2048-LTLCardinality-14: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] SmallOperatingSystem-PT-MT4096DC2048-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[lola][.] SmallOperatingSystem-PT-MT4096DC2048-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[lola][.] SmallOperatingSystem-PT-MT4096DC2048-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[lola][.] SmallOperatingSystem-PT-MT4096DC2048-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[lola][.] SmallOperatingSystem-PT-MT4096DC2048-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[lola][.] SmallOperatingSystem-PT-MT4096DC2048-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[lola][.] SmallOperatingSystem-PT-MT4096DC2048-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[lola][.] SmallOperatingSystem-PT-MT4096DC2048-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 22 LTL EXCL 29/449 91/2000 SmallOperatingSystem-PT-MT4096DC2048-LTLCardinality-07 13620021 m, 286285 m/sec, 29273619 t fired, .
[lola][.]
[lola][.] Time elapsed: 30 secs. Pages in use: 91
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] SmallOperatingSystem-PT-MT4096DC2048-LTLCardinality-00: LTL false LTL model checker
[lola][.] SmallOperatingSystem-PT-MT4096DC2048-LTLCardinality-06: INITIAL false preprocessing
[lola][.] SmallOperatingSystem-PT-MT4096DC2048-LTLCardinality-08: LTL false LTL model checker
[lola][.] SmallOperatingSystem-PT-MT4096DC2048-LTLCardinality-09: LTL false LTL model checker
[lola][.] SmallOperatingSystem-PT-MT4096DC2048-LTLCardinality-11: AG false findpath
[lola][.] SmallOperatingSystem-PT-MT4096DC2048-LTLCardinality-12: LTL false LTL model checker
[lola][.] SmallOperatingSystem-PT-MT4096DC2048-LTLCardinality-13: AG false findpath
[lola][.] SmallOperatingSystem-PT-MT4096DC2048-LTLCardinality-14: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] SmallOperatingSystem-PT-MT4096DC2048-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[lola][.] SmallOperatingSystem-PT-MT4096DC2048-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[lola][.] SmallOperatingSystem-PT-MT4096DC2048-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[lola][.] SmallOperatingSystem-PT-MT4096DC2048-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[lola][.] SmallOperatingSystem-PT-MT4096DC2048-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[lola][.] SmallOperatingSystem-PT-MT4096DC2048-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[lola][.] SmallOperatingSystem-PT-MT4096DC2048-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[lola][.] SmallOperatingSystem-PT-MT4096DC2048-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 22 LTL EXCL 34/449 99/2000 SmallOperatingSystem-PT-MT4096DC2048-LTLCardinality-07 14846997 m, 245395 m/sec, 34181926 t fired, .
[lola][.]
[lola][.] Time elapsed: 35 secs. Pages in use: 99
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] SmallOperatingSystem-PT-MT4096DC2048-LTLCardinality-00: LTL false LTL model checker
[lola][.] SmallOperatingSystem-PT-MT4096DC2048-LTLCardinality-06: INITIAL false preprocessing
[lola][.] SmallOperatingSystem-PT-MT4096DC2048-LTLCardinality-08: LTL false LTL model checker
[lola][.] SmallOperatingSystem-PT-MT4096DC2048-LTLCardinality-09: LTL false LTL model checker
[lola][.] SmallOperatingSystem-PT-MT4096DC2048-LTLCardinality-11: AG false findpath
[lola][.] SmallOperatingSystem-PT-MT4096DC2048-LTLCardinality-12: LTL false LTL model checker
[lola][.] SmallOperatingSystem-PT-MT4096DC2048-LTLCardinality-13: AG false findpath
[lola][.] SmallOperatingSystem-PT-MT4096DC2048-LTLCardinality-14: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] SmallOperatingSystem-PT-MT4096DC2048-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[lola][.] SmallOperatingSystem-PT-MT4096DC2048-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[lola][.] SmallOperatingSystem-PT-MT4096DC2048-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[lola][.] SmallOperatingSystem-PT-MT4096DC2048-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[lola][.] SmallOperatingSystem-PT-MT4096DC2048-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[lola][.] SmallOperatingSystem-PT-MT4096DC2048-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[lola][.] SmallOperatingSystem-PT-MT4096DC2048-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[lola][.] SmallOperatingSystem-PT-MT4096DC2048-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 22 LTL EXCL 39/449 107/2000 SmallOperatingSystem-PT-MT4096DC2048-LTLCardinality-07 16085871 m, 247774 m/sec, 39137828 t fired, .
[lola][.]
[lola][.] Time elapsed: 40 secs. Pages in use: 107
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I] FINISHED task # 22 (type EXCL) for SmallOperatingSystem-PT-MT4096DC2048-LTLCardinality-07
[lola][I] result : false
[lola][I] markings : 16803840
[lola][I] fired transitions : 41991493
[lola][I] time used : 42
[lola][I] memory pages used : 112
[lola][I] LAUNCH task # 16 (type EXCL) for 15 SmallOperatingSystem-PT-MT4096DC2048-LTLCardinality-05
[lola][I] time limit : 508 sec
[lola][I] memory limit: 2000 pages
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] SmallOperatingSystem-PT-MT4096DC2048-LTLCardinality-00: LTL false LTL model checker
[lola][.] SmallOperatingSystem-PT-MT4096DC2048-LTLCardinality-06: INITIAL false preprocessing
[lola][.] SmallOperatingSystem-PT-MT4096DC2048-LTLCardinality-07: LTL false LTL model checker
[lola][.] SmallOperatingSystem-PT-MT4096DC2048-LTLCardinality-08: LTL false LTL model checker
[lola][.] SmallOperatingSystem-PT-MT4096DC2048-LTLCardinality-09: LTL false LTL model checker
[lola][.] SmallOperatingSystem-PT-MT4096DC2048-LTLCardinality-11: AG false findpath
[lola][.] SmallOperatingSystem-PT-MT4096DC2048-LTLCardinality-12: LTL false LTL model checker
[lola][.] SmallOperatingSystem-PT-MT4096DC2048-LTLCardinality-13: AG false findpath
[lola][.] SmallOperatingSystem-PT-MT4096DC2048-LTLCardinality-14: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] SmallOperatingSystem-PT-MT4096DC2048-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[lola][.] SmallOperatingSystem-PT-MT4096DC2048-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[lola][.] SmallOperatingSystem-PT-MT4096DC2048-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[lola][.] SmallOperatingSystem-PT-MT4096DC2048-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[lola][.] SmallOperatingSystem-PT-MT4096DC2048-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[lola][.] SmallOperatingSystem-PT-MT4096DC2048-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[lola][.] SmallOperatingSystem-PT-MT4096DC2048-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 16 LTL EXCL 2/508 11/2000 SmallOperatingSystem-PT-MT4096DC2048-LTLCardinality-05 1609802 m, 321960 m/sec, 3211671 t fired, .
[lola][.]
[lola][.] Time elapsed: 45 secs. Pages in use: 112
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I] FINISHED task # 16 (type EXCL) for SmallOperatingSystem-PT-MT4096DC2048-LTLCardinality-05
[lola][I] result : false
[lola][I] markings : 4200454
[lola][I] fired transitions : 8393396
[lola][I] time used : 6
[lola][I] memory pages used : 28
[lola][I] LAUNCH task # 13 (type EXCL) for 12 SmallOperatingSystem-PT-MT4096DC2048-LTLCardinality-04
[lola][I] time limit : 591 sec
[lola][I] memory limit: 2000 pages
[lola][I] FINISHED task # 13 (type EXCL) for SmallOperatingSystem-PT-MT4096DC2048-LTLCardinality-04
[lola][I] result : false
[lola][I] markings : 8194
[lola][I] fired transitions : 8194
[lola][I] time used : 0
[lola][I] memory pages used : 1
[lola][I] LAUNCH task # 7 (type EXCL) for 6 SmallOperatingSystem-PT-MT4096DC2048-LTLCardinality-02
[lola][I] time limit : 710 sec
[lola][I] memory limit: 2000 pages
[lola][I] FINISHED task # 7 (type EXCL) for SmallOperatingSystem-PT-MT4096DC2048-LTLCardinality-02
[lola][I] result : false
[lola][I] markings : 8194
[lola][I] fired transitions : 8194
[lola][I] time used : 0
[lola][I] memory pages used : 1
[lola][I] LAUNCH task # 53 (type EXCL) for 45 SmallOperatingSystem-PT-MT4096DC2048-LTLCardinality-15
[lola][I] time limit : 887 sec
[lola][I] memory limit: 2000 pages
[lola][I] FINISHED task # 53 (type EXCL) for SmallOperatingSystem-PT-MT4096DC2048-LTLCardinality-15
[lola][I] result : true
[lola][I] markings : 1
[lola][I] fired transitions : 1
[lola][I] time used : 0
[lola][I] memory pages used : 1
[lola][I] LAUNCH task # 10 (type EXCL) for 9 SmallOperatingSystem-PT-MT4096DC2048-LTLCardinality-03
[lola][I] time limit : 1183 sec
[lola][I] memory limit: 2000 pages
[lola][I] FINISHED task # 10 (type EXCL) for SmallOperatingSystem-PT-MT4096DC2048-LTLCardinality-03
[lola][I] result : false
[lola][I] markings : 8195
[lola][I] fired transitions : 8196
[lola][I] time used : 0
[lola][I] memory pages used : 1
[lola][I] LAUNCH task # 4 (type EXCL) for 3 SmallOperatingSystem-PT-MT4096DC2048-LTLCardinality-01
[lola][I] time limit : 1775 sec
[lola][I] memory limit: 2000 pages
[lola][I] FINISHED task # 4 (type EXCL) for SmallOperatingSystem-PT-MT4096DC2048-LTLCardinality-01
[lola][I] result : true
[lola][I] markings : 1
[lola][I] time used : 0
[lola][I] memory pages used : 1
[lola][I] LAUNCH task # 31 (type EXCL) for 30 SmallOperatingSystem-PT-MT4096DC2048-LTLCardinality-10
[lola][I] time limit : 3551 sec
[lola][I] memory limit: 2000 pages
[lola][I] FINISHED task # 31 (type EXCL) for SmallOperatingSystem-PT-MT4096DC2048-LTLCardinality-10
[lola][I] result : true
[lola][I] markings : 1
[lola][I] time used : 0
[lola][I] memory pages used : 1
[lola][I] Portfolio finished: no open formulas

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="SmallOperatingSystem-PT-MT4096DC2048"
export BK_EXAMINATION="LTLCardinality"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is SmallOperatingSystem-PT-MT4096DC2048, examination is LTLCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r379-smll-171683812300315"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/SmallOperatingSystem-PT-MT4096DC2048.tgz
mv SmallOperatingSystem-PT-MT4096DC2048 execution
cd execution
if [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "UpperBounds" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] || [ "LTLCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' LTLCardinality.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;