Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2024-input.r379-smll-171683812300307.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is SmallOperatingSystem-PT-MT4096DC1024, examination is LTLCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r379-smll-171683812300307
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 512K
-rw-r--r-- 1 mcc users 7.4K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 66K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 7.4K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 61K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:43 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.7K May 18 16:43 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 4.4K May 19 07:17 LTLCardinality.txt
-rw-r--r-- 1 mcc users 24K May 19 16:40 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.8K Apr 23 07:57 LTLFireability.txt
-rw-r--r-- 1 mcc users 18K Apr 23 07:57 LTLFireability.xml
-rw-r--r-- 1 mcc users 14K Apr 12 14:08 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 112K Apr 12 14:08 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 14K Apr 12 14:07 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 109K Apr 12 14:07 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 2.1K Apr 23 07:57 UpperBounds.txt
-rw-r--r-- 1 mcc users 4.1K Apr 23 07:57 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:43 equiv_col
-rw-r--r-- 1 mcc users 13 May 18 16:43 instance
-rw-r--r-- 1 mcc users 6 May 18 16:43 iscolored
-rw-r--r-- 1 mcc users 8.1K May 18 16:43 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-00
FORMULA_NAME SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-01
FORMULA_NAME SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-02
FORMULA_NAME SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-03
FORMULA_NAME SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-04
FORMULA_NAME SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-05
FORMULA_NAME SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-06
FORMULA_NAME SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-07
FORMULA_NAME SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-08
FORMULA_NAME SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-09
FORMULA_NAME SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-10
FORMULA_NAME SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-11
FORMULA_NAME SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-12
FORMULA_NAME SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-13
FORMULA_NAME SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-14
FORMULA_NAME SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-15

=== Now, execution of the tool begins

BK_START 1717134057451

FORMULA SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-06 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-07 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-00 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-11 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-12 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-10 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-09 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-05 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-02 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-01 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-04 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-03 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
[lola] FINAL RESULTS
[lola]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola] SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-00: AG false findpath
[lola] SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-01: LTL true LTL model checker
[lola] SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-02: LTL false LTL model checker
[lola] SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-03: LTL false LTL model checker
[lola] SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-04: LTL false LTL model checker
[lola] SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-05: LTL/CTL true LTL model checker
[lola] SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-06: LTL true LTL model checker
[lola] SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-07: F false state space / EG
[lola] SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-08: LTL false LTL model checker
[lola] SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-09: LTL false LTL model checker
[lola] SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-10: LTL false LTL model checker
[lola] SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-11: AG false findpath
[lola] SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-12: LTL true LTL model checker
[lola] SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-13: LTL false LTL model checker
[lola] SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-14: LTL false LTL model checker
[lola] SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-15: LTL false LTL model checker
[lola]
[lola] Time elapsed: 24 secs. Pages in use: 43

BK_STOP 1717134081795

--------------------
content from stderr:

[lola][I] LoLA will run for 3600 seconds at most (--timelimit)
[lola][W] unknown unit in memory specification: using default
[lola][I] MEM LIMIT 5
[lola][I] NET
[lola][I] reading net from model.pnml
[lola][I] input: PNML file (--pnmlnet)
[lola][I] reading pnml
[lola][I] PNML file contains place/transition net
[lola][I] closed net file model.pnml
[lola][I] finished parsing
[lola][I] Reading formula.
[lola][I] Using XML format (--xmlformula)
[lola][I] reading XML formula
[lola][I] reading formula from LTLCardinality.xml
[lola][I] Rule S: 0 transitions removed,0 places removed
[lola][I] LAUNCH task # 19 (type EXCL) for 18 SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-06
[lola][I] time limit : 189 sec
[lola][I] memory limit: 2000 pages
[lola][I] FINISHED task # 19 (type EXCL) for SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-06
[lola][I] result : true
[lola][I] markings : 1
[lola][I] time used : 0
[lola][I] memory pages used : 1
[lola][I] LAUNCH task # 49 (type EXCL) for 21 SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-07
[lola][I] time limit : 224 sec
[lola][I] memory limit: 2000 pages
[lola][I] LAUNCH task # 52 (type EQUN) for 21 SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-07
[lola][I] time limit : 32000000 sec
[lola][I] memory limit: 5 pages
[lola][I] LAUNCH task # 54 (type FNDP) for 0 SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-00
[lola][I] time limit : 32000000 sec
[lola][I] memory limit: 5 pages
[lola][I] LAUNCH task # 55 (type EQUN) for 0 SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-00
[lola][I] time limit : 32000000 sec
[lola][I] memory limit: 5 pages
[lola][I] FINISHED task # 49 (type EXCL) for SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-07
[lola][I] result : true
[lola][I] markings : 8196
[lola][I] fired transitions : 8196
[lola][I] time used : 0
[lola][I] memory pages used : 1
[lola][W] CANCELED task # 52 (type EQUN) for SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-07 (obsolete)
[lola][I] LAUNCH task # 46 (type EXCL) for 45 SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-15
[lola][I] time limit : 257 sec
[lola][I] memory limit: 2000 pages
[lola][I] LAUNCH task # 58 (type FNDP) for 33 SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-11
[lola][I] time limit : 32000000 sec
[lola][I] memory limit: 5 pages
[lola][I] FINISHED task # 54 (type FNDP) for SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-00
[lola][I] result : true
[lola][I] tried executions : 1
[lola][I] time used : 0
[lola][I] memory pages used : 0
[lola][W] CANCELED task # 55 (type EQUN) for SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-00 (obsolete)
[lola][I] LAUNCH task # 59 (type EQUN) for 33 SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-11
[lola][I] time limit : 32000000 sec
[lola][I] memory limit: 5 pages
[lola][I] FINISHED task # 58 (type FNDP) for SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-11
[lola][I] result : true
[lola][I] tried executions : 1
[lola][I] time used : 0
[lola][I] memory pages used : 0
[lola][W] CANCELED task # 59 (type EQUN) for SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-11 (obsolete)
[lola][I] FINISHED task # 52 (type EQUN) for SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-07
[lola][I] result : true
[lola][I] FINISHED task # 55 (type EQUN) for SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-00
[lola][I] result : true
[lola][I] FINISHED task # 59 (type EQUN) for SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-11
[lola][I] result : unknown
[lola][I] FINISHED task # 46 (type EXCL) for SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-15
[lola][I] result : false
[lola][I] markings : 24579
[lola][I] fired transitions : 24581
[lola][I] time used : 0
[lola][I] memory pages used : 1
[lola][I] LAUNCH task # 40 (type EXCL) for 39 SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-13
[lola][I] time limit : 327 sec
[lola][I] memory limit: 2000 pages
[lola][I] FINISHED task # 40 (type EXCL) for SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-13
[lola][I] result : false
[lola][I] markings : 8195
[lola][I] fired transitions : 8195
[lola][I] time used : 0
[lola][I] memory pages used : 1
[lola][I] LAUNCH task # 37 (type EXCL) for 36 SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-12
[lola][I] time limit : 359 sec
[lola][I] memory limit: 2000 pages
[lola][I] FINISHED task # 37 (type EXCL) for SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-12
[lola][I] result : true
[lola][I] markings : 1
[lola][I] time used : 0
[lola][I] memory pages used : 1
[lola][I] LAUNCH task # 31 (type EXCL) for 30 SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-10
[lola][I] time limit : 399 sec
[lola][I] memory limit: 2000 pages
[lola][I] FINISHED task # 31 (type EXCL) for SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-10
[lola][I] result : false
[lola][I] markings : 9222
[lola][I] fired transitions : 9222
[lola][I] time used : 0
[lola][I] memory pages used : 1
[lola][I] LAUNCH task # 28 (type EXCL) for 27 SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-09
[lola][I] time limit : 449 sec
[lola][I] memory limit: 2000 pages
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-00: AG false findpath
[lola][.] SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-06: LTL true LTL model checker
[lola][.] SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-07: F false state space / EG
[lola][.] SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-10: LTL false LTL model checker
[lola][.] SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-11: AG false findpath
[lola][.] SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-12: LTL true LTL model checker
[lola][.] SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-13: LTL false LTL model checker
[lola][.] SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[lola][.] SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[lola][.] SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[lola][.] SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[lola][.] SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[lola][.] SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[lola][.] SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[lola][.] SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 28 LTL EXCL 5/449 22/2000 SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-09 3075586 m, 615117 m/sec, 6143977 t fired, .
[lola][.]
[lola][.] Time elapsed: 6 secs. Pages in use: 22
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-00: AG false findpath
[lola][.] SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-06: LTL true LTL model checker
[lola][.] SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-07: F false state space / EG
[lola][.] SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-10: LTL false LTL model checker
[lola][.] SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-11: AG false findpath
[lola][.] SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-12: LTL true LTL model checker
[lola][.] SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-13: LTL false LTL model checker
[lola][.] SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[lola][.] SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[lola][.] SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[lola][.] SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[lola][.] SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[lola][.] SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[lola][.] SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[lola][.] SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 28 LTL EXCL 10/449 39/2000 SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-09 5739192 m, 532721 m/sec, 11464885 t fired, .
[lola][.]
[lola][.] Time elapsed: 11 secs. Pages in use: 39
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I] FINISHED task # 28 (type EXCL) for SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-09
[lola][I] result : false
[lola][I] markings : 6311935
[lola][I] fired transitions : 12603386
[lola][I] time used : 11
[lola][I] memory pages used : 43
[lola][I] LAUNCH task # 25 (type EXCL) for 24 SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-08
[lola][I] time limit : 512 sec
[lola][I] memory limit: 2000 pages
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-00: AG false findpath
[lola][.] SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-06: LTL true LTL model checker
[lola][.] SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-07: F false state space / EG
[lola][.] SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-09: LTL false LTL model checker
[lola][.] SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-10: LTL false LTL model checker
[lola][.] SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-11: AG false findpath
[lola][.] SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-12: LTL true LTL model checker
[lola][.] SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-13: LTL false LTL model checker
[lola][.] SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[lola][.] SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[lola][.] SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[lola][.] SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[lola][.] SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[lola][.] SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[lola][.] SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 25 LTL EXCL 4/512 18/2000 SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-08 2558045 m, 511609 m/sec, 5108728 t fired, .
[lola][.]
[lola][.] Time elapsed: 16 secs. Pages in use: 43
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-00: AG false findpath
[lola][.] SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-06: LTL true LTL model checker
[lola][.] SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-07: F false state space / EG
[lola][.] SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-09: LTL false LTL model checker
[lola][.] SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-10: LTL false LTL model checker
[lola][.] SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-11: AG false findpath
[lola][.] SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-12: LTL true LTL model checker
[lola][.] SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-13: LTL false LTL model checker
[lola][.] SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[lola][.] SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[lola][.] SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[lola][.] SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[lola][.] SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[lola][.] SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[lola][.] SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 25 LTL EXCL 9/512 36/2000 SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-08 5277419 m, 543874 m/sec, 10541190 t fired, .
[lola][.]
[lola][.] Time elapsed: 21 secs. Pages in use: 43
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I] FINISHED task # 25 (type EXCL) for SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-08
[lola][I] result : false
[lola][I] markings : 6311935
[lola][I] fired transitions : 12603386
[lola][I] time used : 10
[lola][I] memory pages used : 43
[lola][I] LAUNCH task # 16 (type EXCL) for 15 SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-05
[lola][I] time limit : 596 sec
[lola][I] memory limit: 2000 pages
[lola][I] FINISHED task # 16 (type EXCL) for SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-05
[lola][I] result : true
[lola][I] markings : 2
[lola][I] fired transitions : 1
[lola][I] time used : 0
[lola][I] memory pages used : 1
[lola][I] LAUNCH task # 7 (type EXCL) for 6 SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-02
[lola][I] time limit : 715 sec
[lola][I] memory limit: 2000 pages
[lola][I] FINISHED task # 7 (type EXCL) for SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-02
[lola][I] result : false
[lola][I] markings : 8196
[lola][I] fired transitions : 8196
[lola][I] time used : 0
[lola][I] memory pages used : 1
[lola][I] LAUNCH task # 4 (type EXCL) for 3 SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-01
[lola][I] time limit : 894 sec
[lola][I] memory limit: 2000 pages
[lola][I] FINISHED task # 4 (type EXCL) for SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-01
[lola][I] result : true
[lola][I] markings : 1
[lola][I] time used : 0
[lola][I] memory pages used : 1
[lola][I] LAUNCH task # 43 (type EXCL) for 42 SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-14
[lola][I] time limit : 1192 sec
[lola][I] memory limit: 2000 pages
[lola][I] FINISHED task # 43 (type EXCL) for SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-14
[lola][I] result : false
[lola][I] markings : 8194
[lola][I] fired transitions : 8194
[lola][I] time used : 1
[lola][I] memory pages used : 1
[lola][I] LAUNCH task # 13 (type EXCL) for 12 SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-04
[lola][I] time limit : 1788 sec
[lola][I] memory limit: 2000 pages
[lola][I] FINISHED task # 13 (type EXCL) for SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-04
[lola][I] result : false
[lola][I] markings : 1059844
[lola][I] fired transitions : 2111832
[lola][I] time used : 1
[lola][I] memory pages used : 8
[lola][I] LAUNCH task # 10 (type EXCL) for 9 SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-03
[lola][I] time limit : 3576 sec
[lola][I] memory limit: 2000 pages
[lola][I] FINISHED task # 10 (type EXCL) for SmallOperatingSystem-PT-MT4096DC1024-LTLCardinality-03
[lola][I] result : false
[lola][I] markings : 20482
[lola][I] fired transitions : 20482
[lola][I] time used : 0
[lola][I] memory pages used : 1
[lola][I] Portfolio finished: no open formulas

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="SmallOperatingSystem-PT-MT4096DC1024"
export BK_EXAMINATION="LTLCardinality"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is SmallOperatingSystem-PT-MT4096DC1024, examination is LTLCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r379-smll-171683812300307"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/SmallOperatingSystem-PT-MT4096DC1024.tgz
mv SmallOperatingSystem-PT-MT4096DC1024 execution
cd execution
if [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "UpperBounds" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] || [ "LTLCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' LTLCardinality.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;