About the Execution of LoLA for SmallOperatingSystem-PT-MT2048DC0512
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 0.000 | 198537.00 | 0.00 | 0.00 | ??FF???FFT??T??? | normal |
Execution Chart
Sorry, for this execution, no execution chart could be reported.
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r379-smll-171683812300292.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
...............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is SmallOperatingSystem-PT-MT2048DC0512, examination is LTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r379-smll-171683812300292
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 424K
-rw-r--r-- 1 mcc users 7.4K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 60K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 6.3K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 49K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:43 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.7K May 18 16:43 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 5.2K Apr 23 07:57 LTLCardinality.txt
-rw-r--r-- 1 mcc users 29K Apr 23 07:57 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.9K Apr 23 07:57 LTLFireability.txt
-rw-r--r-- 1 mcc users 19K Apr 23 07:57 LTLFireability.xml
-rw-r--r-- 1 mcc users 13K Apr 12 14:09 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 100K Apr 12 14:09 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 8.0K Apr 12 14:08 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 55K Apr 12 14:08 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 2.0K Apr 23 07:57 UpperBounds.txt
-rw-r--r-- 1 mcc users 4.1K Apr 23 07:57 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:43 equiv_col
-rw-r--r-- 1 mcc users 13 May 18 16:43 instance
-rw-r--r-- 1 mcc users 6 May 18 16:43 iscolored
-rw-r--r-- 1 mcc users 8.1K May 18 16:43 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-00
FORMULA_NAME SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-01
FORMULA_NAME SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-02
FORMULA_NAME SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-03
FORMULA_NAME SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-04
FORMULA_NAME SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-05
FORMULA_NAME SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-06
FORMULA_NAME SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-07
FORMULA_NAME SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-08
FORMULA_NAME SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-09
FORMULA_NAME SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-10
FORMULA_NAME SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-11
FORMULA_NAME SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-12
FORMULA_NAME SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-13
FORMULA_NAME SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-14
FORMULA_NAME SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-15
=== Now, execution of the tool begins
BK_START 1717132825148
FORMULA SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-09 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-02 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-07 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-12 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-03 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1717133023685
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLFireability.xml[0m
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] LAUNCH task # 42 (type CNST) for 39 SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-09
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 42 (type CNST) for SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-09
[[35mlola[0m][I] result : true
[[35mlola[0m][I] LAUNCH task # 44 (type EXCL) for 39 SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-09
[[35mlola[0m][I] time limit : 120 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 44 (type EXCL) for SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-09
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 2
[[35mlola[0m][I] fired transitions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 37 (type EXCL) for 36 SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-08
[[35mlola[0m][I] time limit : 128 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 69 (type FNDP) for 6 SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-02
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 70 (type EQUN) for 6 SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-02
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 37 (type EXCL) for SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-08
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 4100
[[35mlola[0m][I] fired transitions : 4100
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 32 (type EXCL) for 29 SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-07
[[35mlola[0m][I] time limit : 163 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 69 (type FNDP) for SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-02
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][W] CANCELED task # 70 (type EQUN) for SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-02 (obsolete)
[[35mlola[0m][I] LAUNCH task # 73 (type FNDP) for 13 SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-03
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 74 (type EQUN) for 13 SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-03
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 32 (type EXCL) for SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-07
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 4098
[[35mlola[0m][I] fired transitions : 4098
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 53 (type EXCL) for 52 SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-12
[[35mlola[0m][I] time limit : 257 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 53 (type EXCL) for SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-12
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 50 (type EXCL) for 49 SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-11
[[35mlola[0m][I] time limit : 276 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 73 (type FNDP) for SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-03
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][W] CANCELED task # 74 (type EQUN) for SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-03 (obsolete)
[[35mlola[0m][I] FINISHED task # 74 (type EQUN) for SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-03
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] FINISHED task # 70 (type EQUN) for SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-02
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 50 (type EXCL) for SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-11
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 4098
[[35mlola[0m][I] fired transitions : 4098
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 47 (type EXCL) for 46 SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-10
[[35mlola[0m][I] time limit : 360 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-02: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 5/360 18/2000 SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-10 2652353 m, 530470 m/sec, 5291571 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 5 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-02: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 10/360 34/2000 SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-10 5165385 m, 502606 m/sec, 10308521 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 10 secs. Pages in use: 34
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-02: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 15/360 50/2000 SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-10 7575956 m, 482114 m/sec, 15120492 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 15 secs. Pages in use: 50
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-02: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 20/360 65/2000 SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-10 9966030 m, 478014 m/sec, 19891461 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 20 secs. Pages in use: 65
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-02: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 25/360 81/2000 SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-10 12318261 m, 470446 m/sec, 24586733 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 25 secs. Pages in use: 81
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-02: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 30/360 96/2000 SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-10 14638894 m, 464126 m/sec, 29218795 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 30 secs. Pages in use: 96
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-02: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 35/360 111/2000 SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-10 16942495 m, 460720 m/sec, 33816787 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 35 secs. Pages in use: 111
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-02: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 40/360 126/2000 SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-10 19260685 m, 463638 m/sec, 38443982 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 40 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-02: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 45/360 141/2000 SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-10 21551918 m, 458246 m/sec, 43017252 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 45 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-02: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 50/360 155/2000 SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-10 23841544 m, 457925 m/sec, 47587315 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 50 secs. Pages in use: 155
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-02: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 55/360 170/2000 SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-10 26106822 m, 453055 m/sec, 52108674 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 55 secs. Pages in use: 170
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-02: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 60/360 185/2000 SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-10 28371267 m, 452889 m/sec, 56628375 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 60 secs. Pages in use: 185
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-02: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 65/360 200/2000 SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-10 30652486 m, 456243 m/sec, 61181648 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 65 secs. Pages in use: 200
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-02: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 70/360 214/2000 SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-10 32878088 m, 445120 m/sec, 65623656 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 70 secs. Pages in use: 214
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-02: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 75/360 228/2000 SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-10 35079547 m, 440291 m/sec, 70017372 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 75 secs. Pages in use: 228
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-02: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 80/360 243/2000 SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-10 37294743 m, 443039 m/sec, 74438578 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 80 secs. Pages in use: 243
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-02: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 85/360 257/2000 SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-10 39480721 m, 437195 m/sec, 78801338 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 85 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-02: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 90/360 271/2000 SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-10 41671985 m, 438252 m/sec, 83174684 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 90 secs. Pages in use: 271
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-02: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 95/360 285/2000 SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-10 43888109 m, 443224 m/sec, 87597775 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 95 secs. Pages in use: 285
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-02: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 100/360 300/2000 SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-10 46076222 m, 437622 m/sec, 91964835 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 100 secs. Pages in use: 300
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-02: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 105/360 314/2000 SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-10 48284028 m, 441561 m/sec, 96371302 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 105 secs. Pages in use: 314
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-02: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 110/360 328/2000 SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-10 50426405 m, 428475 m/sec, 100650432 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 110 secs. Pages in use: 328
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-02: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 115/360 342/2000 SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-10 52598037 m, 434326 m/sec, 104984541 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 115 secs. Pages in use: 342
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-02: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 120/360 356/2000 SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-10 54713492 m, 423091 m/sec, 109206270 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 120 secs. Pages in use: 356
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-02: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 125/360 370/2000 SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-10 56884585 m, 434218 m/sec, 113539322 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 125 secs. Pages in use: 370
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-02: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 130/360 384/2000 SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-10 59052831 m, 433649 m/sec, 117866687 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 130 secs. Pages in use: 384
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-02: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 135/360 398/2000 SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-10 61236952 m, 436824 m/sec, 122225821 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 135 secs. Pages in use: 398
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-02: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 140/360 412/2000 SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-10 63399857 m, 432581 m/sec, 126542518 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 140 secs. Pages in use: 412
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-02: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 145/360 426/2000 SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-10 65528234 m, 425675 m/sec, 130790145 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 145 secs. Pages in use: 426
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-02: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 150/360 439/2000 SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-10 67627192 m, 419791 m/sec, 134978921 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 150 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-02: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 155/360 453/2000 SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-10 69765493 m, 427660 m/sec, 139246420 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 155 secs. Pages in use: 453
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-02: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 160/360 467/2000 SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-10 71895379 m, 425977 m/sec, 143497094 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 160 secs. Pages in use: 467
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-02: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 165/360 481/2000 SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-10 74008953 m, 422714 m/sec, 147715140 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 165 secs. Pages in use: 481
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-02: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 170/360 495/2000 SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-10 76135528 m, 425315 m/sec, 151959206 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 170 secs. Pages in use: 495
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-02: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 175/360 508/2000 SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-10 78249551 m, 422804 m/sec, 156178171 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 175 secs. Pages in use: 508
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-02: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 180/360 522/2000 SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-10 80362535 m, 422596 m/sec, 160395066 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 180 secs. Pages in use: 522
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-02: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 185/360 536/2000 SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-10 82474105 m, 422314 m/sec, 164609141 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 185 secs. Pages in use: 536
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-02: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 190/360 549/2000 SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-10 84577297 m, 420638 m/sec, 168806462 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 190 secs. Pages in use: 549
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-02: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-09: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSmallOperatingSystem-PT-MT2048DC0512-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 195/360 563/2000 SmallOperatingSystem-PT-MT2048DC0512-LTLFireability-10 86674045 m, 419349 m/sec, 172990900 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 195 secs. Pages in use: 563
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
/home/mcc/BenchKit/BenchKit_head.sh: line 23: 410 Killed $BK_TOOL --conf=/home/mcc/BenchKit/bin/myconf --formula=$BK_EXAMINATION.xml $LOLA_TIMELIMIT $LOLA_MEMLIMIT model.pnml
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="SmallOperatingSystem-PT-MT2048DC0512"
export BK_EXAMINATION="LTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is SmallOperatingSystem-PT-MT2048DC0512, examination is LTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r379-smll-171683812300292"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/SmallOperatingSystem-PT-MT2048DC0512.tgz
mv SmallOperatingSystem-PT-MT2048DC0512 execution
cd execution
if [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "UpperBounds" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] || [ "LTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;