About the Execution of LoLA for SmallOperatingSystem-PT-MT2048DC0512
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 16173.764 | 148264.00 | 149482.00 | 557.60 | ?F?F??FTF??T???? | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r379-smll-171683812300291.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
..............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is SmallOperatingSystem-PT-MT2048DC0512, examination is LTLCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r379-smll-171683812300291
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 424K
-rw-r--r-- 1 mcc users 7.4K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 60K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 6.3K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 49K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:43 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.7K May 18 16:43 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 5.2K Apr 23 07:57 LTLCardinality.txt
-rw-r--r-- 1 mcc users 29K Apr 23 07:57 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.9K Apr 23 07:57 LTLFireability.txt
-rw-r--r-- 1 mcc users 19K Apr 23 07:57 LTLFireability.xml
-rw-r--r-- 1 mcc users 13K Apr 12 14:09 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 100K Apr 12 14:09 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 8.0K Apr 12 14:08 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 55K Apr 12 14:08 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 2.0K Apr 23 07:57 UpperBounds.txt
-rw-r--r-- 1 mcc users 4.1K Apr 23 07:57 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:43 equiv_col
-rw-r--r-- 1 mcc users 13 May 18 16:43 instance
-rw-r--r-- 1 mcc users 6 May 18 16:43 iscolored
-rw-r--r-- 1 mcc users 8.1K May 18 16:43 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME SmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-00
FORMULA_NAME SmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-01
FORMULA_NAME SmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-02
FORMULA_NAME SmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-03
FORMULA_NAME SmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-04
FORMULA_NAME SmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-05
FORMULA_NAME SmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-06
FORMULA_NAME SmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-07
FORMULA_NAME SmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-08
FORMULA_NAME SmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-09
FORMULA_NAME SmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-10
FORMULA_NAME SmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-11
FORMULA_NAME SmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-12
FORMULA_NAME SmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-13
FORMULA_NAME SmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-14
FORMULA_NAME SmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-15
=== Now, execution of the tool begins
BK_START 1717132738242
FORMULA SmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA SmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-11 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA SmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-01 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA SmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-07 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA SmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-06 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA SmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-03 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1717132886506
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLCardinality.xml[0m
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] LAUNCH task # 37 (type CNST) for 36 SmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-08
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 37 (type CNST) for SmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-08
[[35mlola[0m][I] result : false
[[35mlola[0m][I] LAUNCH task # 46 (type CNST) for 45 SmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-11
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 46 (type CNST) for SmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-11
[[35mlola[0m][I] result : true
[[35mlola[0m][I] LAUNCH task # 4 (type CNST) for 3 SmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-01
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 12 (type CNST) for 9 SmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-03
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 12 (type CNST) for SmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-03
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 4 (type CNST) for SmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-01
[[35mlola[0m][I] result : false
[[35mlola[0m][I] LAUNCH task # 34 (type CNST) for 33 SmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-07
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 34 (type CNST) for SmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-07
[[35mlola[0m][I] result : true
[[35mlola[0m][I] LAUNCH task # 29 (type EXCL) for 26 SmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-06
[[35mlola[0m][I] time limit : 276 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 61 (type FNDP) for 26 SmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-06
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 64 (type EQUN) for 26 SmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-06
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 63 (type FNDP) for 9 SmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-03
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 61 (type FNDP) for SmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-06
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][W] CANCELED task # 29 (type EXCL) for SmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-06 (obsolete)
[[35mlola[0m][W] CANCELED task # 64 (type EQUN) for SmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-06 (obsolete)
[[35mlola[0m][I] LAUNCH task # 58 (type EXCL) for 57 SmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-15
[[35mlola[0m][I] time limit : 300 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 66 (type EQUN) for 9 SmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-03
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 63 (type FNDP) for SmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-03
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][W] CANCELED task # 66 (type EQUN) for SmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-03 (obsolete)
[[35mlola[0m][I] FINISHED task # 64 (type EQUN) for SmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-06
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 66 (type EQUN) for SmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-03
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 58 (type EXCL) for SmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-15
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 4099
[[35mlola[0m][I] fired transitions : 4100
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 55 (type EXCL) for 54 SmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-14
[[35mlola[0m][I] time limit : 400 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 55 (type EXCL) for SmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-14
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 4098
[[35mlola[0m][I] fired transitions : 4098
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 52 (type EXCL) for 51 SmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-13
[[35mlola[0m][I] time limit : 450 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 52 (type EXCL) for SmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-13
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 518
[[35mlola[0m][I] fired transitions : 518
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 43 (type EXCL) for 42 SmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-10
[[35mlola[0m][I] time limit : 514 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 43 (type EXCL) for SmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-10
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 1583103
[[35mlola[0m][I] fired transitions : 3155962
[[35mlola[0m][I] time used : 3
[[35mlola[0m][I] memory pages used : 11
[[35mlola[0m][I] LAUNCH task # 24 (type EXCL) for 23 SmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-05
[[35mlola[0m][I] time limit : 599 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 24 (type EXCL) for SmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-05
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 4101
[[35mlola[0m][I] fired transitions : 4101
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 21 (type EXCL) for 20 SmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-04
[[35mlola[0m][I] time limit : 719 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 21 (type EXCL) for SmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-04
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 4098
[[35mlola[0m][I] fired transitions : 4098
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 7 (type EXCL) for 6 SmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-02
[[35mlola[0m][I] time limit : 899 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 7 (type EXCL) for SmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-02
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 7680
[[35mlola[0m][I] fired transitions : 7680
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 1 (type EXCL) for 0 SmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-00
[[35mlola[0m][I] time limit : 1199 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 2/1199 15/2000 SmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-00 2214569 m, 442913 m/sec, 2768627 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 5 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 7/1199 38/2000 SmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-00 5765063 m, 710098 m/sec, 7208159 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 10 secs. Pages in use: 38
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 12/1199 64/2000 SmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-00 9848681 m, 816723 m/sec, 12313551 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 15 secs. Pages in use: 64
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 17/1199 89/2000 SmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-00 13750293 m, 780322 m/sec, 17192213 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 20 secs. Pages in use: 89
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 22/1199 113/2000 SmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-00 17581268 m, 766195 m/sec, 21982541 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 25 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 27/1199 138/2000 SmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-00 21506830 m, 785112 m/sec, 26758360 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 30 secs. Pages in use: 138
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 32/1199 161/2000 SmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-00 25121485 m, 722931 m/sec, 31097599 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 35 secs. Pages in use: 161
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 37/1199 186/2000 SmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-00 29071724 m, 790047 m/sec, 35839760 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 40 secs. Pages in use: 186
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 42/1199 209/2000 SmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-00 32629555 m, 711566 m/sec, 40110770 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 45 secs. Pages in use: 209
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 47/1199 233/2000 SmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-00 36505019 m, 775092 m/sec, 44763156 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 50 secs. Pages in use: 233
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 52/1199 258/2000 SmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-00 40372911 m, 773578 m/sec, 49406455 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 55 secs. Pages in use: 258
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 57/1199 282/2000 SmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-00 44245672 m, 774552 m/sec, 54055598 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 60 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 62/1199 306/2000 SmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-00 48078699 m, 766605 m/sec, 58657038 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 65 secs. Pages in use: 306
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 67/1199 330/2000 SmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-00 51882019 m, 760664 m/sec, 63222817 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 70 secs. Pages in use: 330
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 72/1199 355/2000 SmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-00 55717578 m, 767111 m/sec, 67827303 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 75 secs. Pages in use: 355
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 77/1199 378/2000 SmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-00 59329520 m, 722388 m/sec, 72163302 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 80 secs. Pages in use: 378
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 82/1199 402/2000 SmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-00 63134900 m, 761076 m/sec, 76731558 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 85 secs. Pages in use: 402
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 87/1199 426/2000 SmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-00 66925117 m, 758043 m/sec, 81281613 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 90 secs. Pages in use: 426
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 92/1199 450/2000 SmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-00 70732136 m, 761403 m/sec, 85851841 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 95 secs. Pages in use: 450
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 97/1199 473/2000 SmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-00 74461531 m, 745879 m/sec, 90328873 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 100 secs. Pages in use: 473
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 102/1199 498/2000 SmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-00 78270825 m, 761858 m/sec, 94901836 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 105 secs. Pages in use: 498
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 107/1199 521/2000 SmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-00 81968176 m, 739470 m/sec, 99340399 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 110 secs. Pages in use: 521
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 112/1199 545/2000 SmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-00 85738541 m, 754073 m/sec, 103866632 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 115 secs. Pages in use: 545
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 117/1199 568/2000 SmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-00 89387149 m, 729721 m/sec, 108246672 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 120 secs. Pages in use: 568
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 122/1199 592/2000 SmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-00 93205567 m, 763683 m/sec, 112830604 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 125 secs. Pages in use: 592
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 127/1199 615/2000 SmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-00 96862029 m, 731292 m/sec, 117220082 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 130 secs. Pages in use: 615
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 132/1199 640/2000 SmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-00 100691394 m, 765873 m/sec, 121817161 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 135 secs. Pages in use: 640
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 137/1199 663/2000 SmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-00 104311502 m, 724021 m/sec, 126162997 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 140 secs. Pages in use: 663
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 142/1199 687/2000 SmallOperatingSystem-PT-MT2048DC0512-LTLCardinality-00 108142890 m, 766277 m/sec, 130762513 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 145 secs. Pages in use: 687
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
/home/mcc/BenchKit/BenchKit_head.sh: line 23: 409 Killed $BK_TOOL --conf=/home/mcc/BenchKit/bin/myconf --formula=$BK_EXAMINATION.xml $LOLA_TIMELIMIT $LOLA_MEMLIMIT model.pnml
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="SmallOperatingSystem-PT-MT2048DC0512"
export BK_EXAMINATION="LTLCardinality"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is SmallOperatingSystem-PT-MT2048DC0512, examination is LTLCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r379-smll-171683812300291"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/SmallOperatingSystem-PT-MT2048DC0512.tgz
mv SmallOperatingSystem-PT-MT2048DC0512 execution
cd execution
if [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "UpperBounds" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] || [ "LTLCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;