MCC'2024- Execution of r379-smll-171683812200284

About the Execution of LoLA for SmallOperatingSystem-PT-MT1024DC0512

Execution Summary
Max Memory Used (MB)	Time wait (ms)	CPU Usage (ms)	I/O Wait (ms)	Computed Result	Execution Status
16206.983	154140.00	156816.00	704.30	??F?F??????F??F?	normal

Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2024-input.r379-smll-171683812200284.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
..............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is SmallOperatingSystem-PT-MT1024DC0512, examination is LTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r379-smll-171683812200284
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 504K
-rw-r--r-- 1 mcc users 7.7K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 66K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 6.8K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 55K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:43 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.7K May 18 16:43 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 4.3K Apr 23 07:57 LTLCardinality.txt
-rw-r--r-- 1 mcc users 25K Apr 23 07:57 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.8K Apr 23 07:57 LTLFireability.txt
-rw-r--r-- 1 mcc users 16K Apr 23 07:57 LTLFireability.xml
-rw-r--r-- 1 mcc users 14K Apr 12 14:08 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 121K Apr 12 14:08 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 13K Apr 12 14:07 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 98K Apr 12 14:07 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 2.1K Apr 23 07:57 UpperBounds.txt
-rw-r--r-- 1 mcc users 4.1K Apr 23 07:57 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:43 equiv_col
-rw-r--r-- 1 mcc users 13 May 18 16:43 instance
-rw-r--r-- 1 mcc users 6 May 18 16:43 iscolored
-rw-r--r-- 1 mcc users 8.1K May 18 16:43 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME SmallOperatingSystem-PT-MT1024DC0512-LTLFireability-00
FORMULA_NAME SmallOperatingSystem-PT-MT1024DC0512-LTLFireability-01
FORMULA_NAME SmallOperatingSystem-PT-MT1024DC0512-LTLFireability-02
FORMULA_NAME SmallOperatingSystem-PT-MT1024DC0512-LTLFireability-03
FORMULA_NAME SmallOperatingSystem-PT-MT1024DC0512-LTLFireability-04
FORMULA_NAME SmallOperatingSystem-PT-MT1024DC0512-LTLFireability-05
FORMULA_NAME SmallOperatingSystem-PT-MT1024DC0512-LTLFireability-06
FORMULA_NAME SmallOperatingSystem-PT-MT1024DC0512-LTLFireability-07
FORMULA_NAME SmallOperatingSystem-PT-MT1024DC0512-LTLFireability-08
FORMULA_NAME SmallOperatingSystem-PT-MT1024DC0512-LTLFireability-09
FORMULA_NAME SmallOperatingSystem-PT-MT1024DC0512-LTLFireability-10
FORMULA_NAME SmallOperatingSystem-PT-MT1024DC0512-LTLFireability-11
FORMULA_NAME SmallOperatingSystem-PT-MT1024DC0512-LTLFireability-12
FORMULA_NAME SmallOperatingSystem-PT-MT1024DC0512-LTLFireability-13
FORMULA_NAME SmallOperatingSystem-PT-MT1024DC0512-LTLFireability-14
FORMULA_NAME SmallOperatingSystem-PT-MT1024DC0512-LTLFireability-15

=== Now, execution of the tool begins

BK_START 1717132333303

FORMULA SmallOperatingSystem-PT-MT1024DC0512-LTLFireability-11 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA SmallOperatingSystem-PT-MT1024DC0512-LTLFireability-04 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA SmallOperatingSystem-PT-MT1024DC0512-LTLFireability-02 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA SmallOperatingSystem-PT-MT1024DC0512-LTLFireability-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1717132487443

--------------------
content from stderr:

[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLFireability.xml[0m
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] LAUNCH task # 40 (type CNST) for 37 SmallOperatingSystem-PT-MT1024DC0512-LTLFireability-11
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 40 (type CNST) for SmallOperatingSystem-PT-MT1024DC0512-LTLFireability-11
[[35mlola[0m][I] result : false
[[35mlola[0m][I] LAUNCH task # 48 (type EXCL) for 47 SmallOperatingSystem-PT-MT1024DC0512-LTLFireability-13
[[35mlola[0m][I] time limit : 180 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 73 (type EQUN) for 24 SmallOperatingSystem-PT-MT1024DC0512-LTLFireability-08
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 66 (type FNDP) for 12 SmallOperatingSystem-PT-MT1024DC0512-LTLFireability-04
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 67 (type EQUN) for 12 SmallOperatingSystem-PT-MT1024DC0512-LTLFireability-04
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 66 (type FNDP) for SmallOperatingSystem-PT-MT1024DC0512-LTLFireability-04
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][W] CANCELED task # 67 (type EQUN) for SmallOperatingSystem-PT-MT1024DC0512-LTLFireability-04 (obsolete)
[[35mlola[0m][I] LAUNCH task # 76 (type FNDP) for 6 SmallOperatingSystem-PT-MT1024DC0512-LTLFireability-02
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[*** LOG ERROR #0001 ***] [2024-05-31 05:12:13] [status_logger] string pointer is null
[[35mlola[0m][I] LAUNCH task # 77 (type EQUN) for 6 SmallOperatingSystem-PT-MT1024DC0512-LTLFireability-02
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 73 (type EQUN) for SmallOperatingSystem-PT-MT1024DC0512-LTLFireability-08
[[35mlola[0m][I] result : true
[[35mlola[0m][I] LAUNCH task # 84 (type FNDP) for 50 SmallOperatingSystem-PT-MT1024DC0512-LTLFireability-14
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 76 (type FNDP) for SmallOperatingSystem-PT-MT1024DC0512-LTLFireability-02
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][W] CANCELED task # 77 (type EQUN) for SmallOperatingSystem-PT-MT1024DC0512-LTLFireability-02 (obsolete)
[[35mlola[0m][I] LAUNCH task # 83 (type EQUN) for 9 SmallOperatingSystem-PT-MT1024DC0512-LTLFireability-03
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 64 (type EQUN) for 18 SmallOperatingSystem-PT-MT1024DC0512-LTLFireability-06
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 67 (type EQUN) for SmallOperatingSystem-PT-MT1024DC0512-LTLFireability-04
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] FINISHED task # 84 (type FNDP) for SmallOperatingSystem-PT-MT1024DC0512-LTLFireability-14
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] FINISHED task # 77 (type EQUN) for SmallOperatingSystem-PT-MT1024DC0512-LTLFireability-02
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 64 (type EQUN) for SmallOperatingSystem-PT-MT1024DC0512-LTLFireability-06
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 83 (type EQUN) for SmallOperatingSystem-PT-MT1024DC0512-LTLFireability-03
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 48 (type EXCL) for SmallOperatingSystem-PT-MT1024DC0512-LTLFireability-13
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 532986
[[35mlola[0m][I] fired transitions : 1059654
[[35mlola[0m][I] time used : 1
[[35mlola[0m][I] memory pages used : 4
[[35mlola[0m][I] LAUNCH task # 29 (type EXCL) for 24 SmallOperatingSystem-PT-MT1024DC0512-LTLFireability-08
[[35mlola[0m][I] time limit : 299 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 29 (type EXCL) for SmallOperatingSystem-PT-MT1024DC0512-LTLFireability-08
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 2050
[[35mlola[0m][I] fired transitions : 2050
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 16 (type EXCL) for 15 SmallOperatingSystem-PT-MT1024DC0512-LTLFireability-05
[[35mlola[0m][I] time limit : 359 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 16 (type EXCL) for SmallOperatingSystem-PT-MT1024DC0512-LTLFireability-05
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 4 (type EXCL) for 3 SmallOperatingSystem-PT-MT1024DC0512-LTLFireability-01
[[35mlola[0m][I] time limit : 399 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 4 (type EXCL) for SmallOperatingSystem-PT-MT1024DC0512-LTLFireability-01
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 2050
[[35mlola[0m][I] fired transitions : 2050
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 1 (type EXCL) for 0 SmallOperatingSystem-PT-MT1024DC0512-LTLFireability-00
[[35mlola[0m][I] time limit : 449 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 1 (type EXCL) for SmallOperatingSystem-PT-MT1024DC0512-LTLFireability-00
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 529919
[[35mlola[0m][I] fired transitions : 1055057
[[35mlola[0m][I] time used : 1
[[35mlola[0m][I] memory pages used : 4
[[35mlola[0m][I] LAUNCH task # 61 (type EXCL) for 18 SmallOperatingSystem-PT-MT1024DC0512-LTLFireability-06
[[35mlola[0m][I] time limit : 514 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 61 (type EXCL) for SmallOperatingSystem-PT-MT1024DC0512-LTLFireability-06
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 2049
[[35mlola[0m][I] fired transitions : 2049
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 80 (type EXCL) for 9 SmallOperatingSystem-PT-MT1024DC0512-LTLFireability-03
[[35mlola[0m][I] time limit : 599 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 80 (type EXCL) for SmallOperatingSystem-PT-MT1024DC0512-LTLFireability-03
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 58 (type EXCL) for 57 SmallOperatingSystem-PT-MT1024DC0512-LTLFireability-15
[[35mlola[0m][I] time limit : 719 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-04: AG false findpath[0m
[[35mlola[0m][.] [1m[32mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-06: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SmallOperatingSystem-PT-MT1024DC0512-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT1024DC0512-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT1024DC0512-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT1024DC0512-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT1024DC0512-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 3/719 11/2000 SmallOperatingSystem-PT-MT1024DC0512-LTLFireability-15 1667411 m, 333482 m/sec, 3324649 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 5 secs. Pages in use: 11
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-04: AG false findpath[0m
[[35mlola[0m][.] [1m[32mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-06: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SmallOperatingSystem-PT-MT1024DC0512-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT1024DC0512-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT1024DC0512-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT1024DC0512-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT1024DC0512-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 8/719 30/2000 SmallOperatingSystem-PT-MT1024DC0512-LTLFireability-15 4596418 m, 585801 m/sec, 9167763 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 10 secs. Pages in use: 30
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-04: AG false findpath[0m
[[35mlola[0m][.] [1m[32mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-06: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SmallOperatingSystem-PT-MT1024DC0512-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT1024DC0512-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT1024DC0512-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT1024DC0512-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT1024DC0512-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 13/719 50/2000 SmallOperatingSystem-PT-MT1024DC0512-LTLFireability-15 7658671 m, 612450 m/sec, 15276018 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 15 secs. Pages in use: 50
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-04: AG false findpath[0m
[[35mlola[0m][.] [1m[32mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-06: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SmallOperatingSystem-PT-MT1024DC0512-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT1024DC0512-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT1024DC0512-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT1024DC0512-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT1024DC0512-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 18/719 69/2000 SmallOperatingSystem-PT-MT1024DC0512-LTLFireability-15 10629204 m, 594106 m/sec, 21200866 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 20 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-04: AG false findpath[0m
[[35mlola[0m][.] [1m[32mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-06: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SmallOperatingSystem-PT-MT1024DC0512-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT1024DC0512-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT1024DC0512-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT1024DC0512-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT1024DC0512-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 23/719 87/2000 SmallOperatingSystem-PT-MT1024DC0512-LTLFireability-15 13407776 m, 555714 m/sec, 26743268 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 25 secs. Pages in use: 87
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-04: AG false findpath[0m
[[35mlola[0m][.] [1m[32mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-06: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SmallOperatingSystem-PT-MT1024DC0512-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT1024DC0512-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT1024DC0512-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT1024DC0512-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT1024DC0512-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 28/719 107/2000 SmallOperatingSystem-PT-MT1024DC0512-LTLFireability-15 16366424 m, 591729 m/sec, 32646028 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 30 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-04: AG false findpath[0m
[[35mlola[0m][.] [1m[32mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-06: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SmallOperatingSystem-PT-MT1024DC0512-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT1024DC0512-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT1024DC0512-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT1024DC0512-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT1024DC0512-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 33/719 126/2000 SmallOperatingSystem-PT-MT1024DC0512-LTLFireability-15 19322108 m, 591136 m/sec, 38539944 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 35 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-04: AG false findpath[0m
[[35mlola[0m][.] [1m[32mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-06: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SmallOperatingSystem-PT-MT1024DC0512-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT1024DC0512-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT1024DC0512-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT1024DC0512-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT1024DC0512-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 38/719 144/2000 SmallOperatingSystem-PT-MT1024DC0512-LTLFireability-15 22136050 m, 562788 m/sec, 44153374 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 40 secs. Pages in use: 144
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-04: AG false findpath[0m
[[35mlola[0m][.] [1m[32mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-06: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SmallOperatingSystem-PT-MT1024DC0512-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT1024DC0512-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT1024DC0512-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT1024DC0512-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT1024DC0512-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 43/719 163/2000 SmallOperatingSystem-PT-MT1024DC0512-LTLFireability-15 25032912 m, 579372 m/sec, 49931302 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 45 secs. Pages in use: 163
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-04: AG false findpath[0m
[[35mlola[0m][.] [1m[32mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-06: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SmallOperatingSystem-PT-MT1024DC0512-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT1024DC0512-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT1024DC0512-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT1024DC0512-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT1024DC0512-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 48/719 180/2000 SmallOperatingSystem-PT-MT1024DC0512-LTLFireability-15 27738937 m, 541205 m/sec, 55327514 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 50 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-04: AG false findpath[0m
[[35mlola[0m][.] [1m[32mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-06: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SmallOperatingSystem-PT-MT1024DC0512-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT1024DC0512-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT1024DC0512-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT1024DC0512-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT1024DC0512-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 53/719 199/2000 SmallOperatingSystem-PT-MT1024DC0512-LTLFireability-15 30605598 m, 573332 m/sec, 61045215 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 55 secs. Pages in use: 199
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-04: AG false findpath[0m
[[35mlola[0m][.] [1m[32mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-06: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SmallOperatingSystem-PT-MT1024DC0512-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT1024DC0512-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT1024DC0512-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT1024DC0512-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT1024DC0512-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 58/719 217/2000 SmallOperatingSystem-PT-MT1024DC0512-LTLFireability-15 33435247 m, 565929 m/sec, 66688961 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 60 secs. Pages in use: 217
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-04: AG false findpath[0m
[[35mlola[0m][.] [1m[32mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-06: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SmallOperatingSystem-PT-MT1024DC0512-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT1024DC0512-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT1024DC0512-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT1024DC0512-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT1024DC0512-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 63/719 236/2000 SmallOperatingSystem-PT-MT1024DC0512-LTLFireability-15 36269862 m, 566923 m/sec, 72341288 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 65 secs. Pages in use: 236
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-04: AG false findpath[0m
[[35mlola[0m][.] [1m[32mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-06: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SmallOperatingSystem-PT-MT1024DC0512-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT1024DC0512-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT1024DC0512-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT1024DC0512-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT1024DC0512-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 68/719 254/2000 SmallOperatingSystem-PT-MT1024DC0512-LTLFireability-15 39109761 m, 567979 m/sec, 78005755 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 70 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-04: AG false findpath[0m
[[35mlola[0m][.] [1m[32mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-06: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SmallOperatingSystem-PT-MT1024DC0512-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT1024DC0512-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT1024DC0512-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT1024DC0512-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT1024DC0512-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 73/719 273/2000 SmallOperatingSystem-PT-MT1024DC0512-LTLFireability-15 41957314 m, 569510 m/sec, 83684192 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 75 secs. Pages in use: 273
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-04: AG false findpath[0m
[[35mlola[0m][.] [1m[32mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-06: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SmallOperatingSystem-PT-MT1024DC0512-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT1024DC0512-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT1024DC0512-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT1024DC0512-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT1024DC0512-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 78/719 291/2000 SmallOperatingSystem-PT-MT1024DC0512-LTLFireability-15 44806938 m, 569924 m/sec, 89366888 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 80 secs. Pages in use: 291
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-04: AG false findpath[0m
[[35mlola[0m][.] [1m[32mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-06: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SmallOperatingSystem-PT-MT1024DC0512-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT1024DC0512-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT1024DC0512-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT1024DC0512-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT1024DC0512-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 83/719 309/2000 SmallOperatingSystem-PT-MT1024DC0512-LTLFireability-15 47578005 m, 554213 m/sec, 94892528 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 85 secs. Pages in use: 309
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-04: AG false findpath[0m
[[35mlola[0m][.] [1m[32mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-06: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SmallOperatingSystem-PT-MT1024DC0512-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT1024DC0512-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT1024DC0512-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT1024DC0512-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT1024DC0512-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 88/719 326/2000 SmallOperatingSystem-PT-MT1024DC0512-LTLFireability-15 50234693 m, 531337 m/sec, 100189436 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 90 secs. Pages in use: 326
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-04: AG false findpath[0m
[[35mlola[0m][.] [1m[32mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-06: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SmallOperatingSystem-PT-MT1024DC0512-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT1024DC0512-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT1024DC0512-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT1024DC0512-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT1024DC0512-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 93/719 344/2000 SmallOperatingSystem-PT-MT1024DC0512-LTLFireability-15 52990184 m, 551098 m/sec, 105684150 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 95 secs. Pages in use: 344
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-04: AG false findpath[0m
[[35mlola[0m][.] [1m[32mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-06: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SmallOperatingSystem-PT-MT1024DC0512-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT1024DC0512-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT1024DC0512-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT1024DC0512-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT1024DC0512-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 98/719 362/2000 SmallOperatingSystem-PT-MT1024DC0512-LTLFireability-15 55799949 m, 561953 m/sec, 111286168 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 100 secs. Pages in use: 362
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-04: AG false findpath[0m
[[35mlola[0m][.] [1m[32mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-06: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SmallOperatingSystem-PT-MT1024DC0512-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT1024DC0512-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT1024DC0512-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT1024DC0512-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT1024DC0512-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 103/719 380/2000 SmallOperatingSystem-PT-MT1024DC0512-LTLFireability-15 58522084 m, 544427 m/sec, 116714397 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 105 secs. Pages in use: 380
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-04: AG false findpath[0m
[[35mlola[0m][.] [1m[32mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-06: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SmallOperatingSystem-PT-MT1024DC0512-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT1024DC0512-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT1024DC0512-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT1024DC0512-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT1024DC0512-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 108/719 397/2000 SmallOperatingSystem-PT-MT1024DC0512-LTLFireability-15 61208499 m, 537283 m/sec, 122069876 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 110 secs. Pages in use: 397
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-04: AG false findpath[0m
[[35mlola[0m][.] [1m[32mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-06: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SmallOperatingSystem-PT-MT1024DC0512-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT1024DC0512-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT1024DC0512-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT1024DC0512-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT1024DC0512-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 113/719 414/2000 SmallOperatingSystem-PT-MT1024DC0512-LTLFireability-15 63825352 m, 523370 m/sec, 127287707 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 115 secs. Pages in use: 414
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-04: AG false findpath[0m
[[35mlola[0m][.] [1m[32mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-06: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SmallOperatingSystem-PT-MT1024DC0512-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT1024DC0512-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT1024DC0512-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT1024DC0512-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT1024DC0512-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 118/719 432/2000 SmallOperatingSystem-PT-MT1024DC0512-LTLFireability-15 66542041 m, 543337 m/sec, 132702648 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 120 secs. Pages in use: 432
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-04: AG false findpath[0m
[[35mlola[0m][.] [1m[32mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-06: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SmallOperatingSystem-PT-MT1024DC0512-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT1024DC0512-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT1024DC0512-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT1024DC0512-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT1024DC0512-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 123/719 451/2000 SmallOperatingSystem-PT-MT1024DC0512-LTLFireability-15 69399024 m, 571396 m/sec, 138398470 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 125 secs. Pages in use: 451
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-04: AG false findpath[0m
[[35mlola[0m][.] [1m[32mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-06: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SmallOperatingSystem-PT-MT1024DC0512-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT1024DC0512-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT1024DC0512-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT1024DC0512-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT1024DC0512-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 128/719 469/2000 SmallOperatingSystem-PT-MT1024DC0512-LTLFireability-15 72222528 m, 564700 m/sec, 144027471 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 130 secs. Pages in use: 469
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-04: AG false findpath[0m
[[35mlola[0m][.] [1m[32mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-06: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SmallOperatingSystem-PT-MT1024DC0512-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT1024DC0512-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT1024DC0512-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT1024DC0512-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT1024DC0512-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 133/719 487/2000 SmallOperatingSystem-PT-MT1024DC0512-LTLFireability-15 74961701 m, 547834 m/sec, 149486535 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 135 secs. Pages in use: 487
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-04: AG false findpath[0m
[[35mlola[0m][.] [1m[32mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-06: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SmallOperatingSystem-PT-MT1024DC0512-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT1024DC0512-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT1024DC0512-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT1024DC0512-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT1024DC0512-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 138/719 504/2000 SmallOperatingSystem-PT-MT1024DC0512-LTLFireability-15 77574251 m, 522510 m/sec, 154693776 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 140 secs. Pages in use: 504
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-04: AG false findpath[0m
[[35mlola[0m][.] [1m[32mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-06: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SmallOperatingSystem-PT-MT1024DC0512-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT1024DC0512-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT1024DC0512-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT1024DC0512-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT1024DC0512-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 143/719 520/2000 SmallOperatingSystem-PT-MT1024DC0512-LTLFireability-15 80166007 m, 518351 m/sec, 159859574 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 145 secs. Pages in use: 520
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-02: AG false findpath[0m
[[35mlola[0m][.] [1m[32mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-04: AG false findpath[0m
[[35mlola[0m][.] [1m[32mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-06: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT1024DC0512-LTLFireability-14: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SmallOperatingSystem-PT-MT1024DC0512-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT1024DC0512-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT1024DC0512-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT1024DC0512-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT1024DC0512-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 148/719 537/2000 SmallOperatingSystem-PT-MT1024DC0512-LTLFireability-15 82768066 m, 520411 m/sec, 165046165 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 150 secs. Pages in use: 537
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
/home/mcc/BenchKit/BenchKit_head.sh: line 23: 400 Killed $BK_TOOL --conf=/home/mcc/BenchKit/bin/myconf --formula=$BK_EXAMINATION.xml $LOLA_TIMELIMIT $LOLA_MEMLIMIT model.pnml

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="SmallOperatingSystem-PT-MT1024DC0512"
export BK_EXAMINATION="LTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is SmallOperatingSystem-PT-MT1024DC0512, examination is LTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r379-smll-171683812200284"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/SmallOperatingSystem-PT-MT1024DC0512.tgz
mv SmallOperatingSystem-PT-MT1024DC0512 execution
cd execution
if [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "UpperBounds" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] || [ "LTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' LTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;