About the Execution of LoLA for SmallOperatingSystem-PT-MT0512DC0128
Execution Summary | |||||
Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
3065.775 | 39180.00 | 39963.00 | 222.40 | FTTTFFTFFFTFFFTF | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r379-smll-171683812200259.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is SmallOperatingSystem-PT-MT0512DC0128, examination is LTLCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r379-smll-171683812200259
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 520K
-rw-r--r-- 1 mcc users 9.1K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 82K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 6.3K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 49K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:43 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.7K May 18 16:43 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 4.7K Apr 23 07:57 LTLCardinality.txt
-rw-r--r-- 1 mcc users 27K Apr 23 07:57 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.9K Apr 23 07:57 LTLFireability.txt
-rw-r--r-- 1 mcc users 18K Apr 23 07:57 LTLFireability.xml
-rw-r--r-- 1 mcc users 17K Apr 12 14:08 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 147K Apr 12 14:08 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 9.5K Apr 12 14:07 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 69K Apr 12 14:07 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 2.0K Apr 23 07:57 UpperBounds.txt
-rw-r--r-- 1 mcc users 4.1K Apr 23 07:57 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:43 equiv_col
-rw-r--r-- 1 mcc users 13 May 18 16:43 instance
-rw-r--r-- 1 mcc users 6 May 18 16:43 iscolored
-rw-r--r-- 1 mcc users 8.2K May 18 16:43 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME SmallOperatingSystem-PT-MT0512DC0128-LTLCardinality-00
FORMULA_NAME SmallOperatingSystem-PT-MT0512DC0128-LTLCardinality-01
FORMULA_NAME SmallOperatingSystem-PT-MT0512DC0128-LTLCardinality-02
FORMULA_NAME SmallOperatingSystem-PT-MT0512DC0128-LTLCardinality-03
FORMULA_NAME SmallOperatingSystem-PT-MT0512DC0128-LTLCardinality-04
FORMULA_NAME SmallOperatingSystem-PT-MT0512DC0128-LTLCardinality-05
FORMULA_NAME SmallOperatingSystem-PT-MT0512DC0128-LTLCardinality-06
FORMULA_NAME SmallOperatingSystem-PT-MT0512DC0128-LTLCardinality-07
FORMULA_NAME SmallOperatingSystem-PT-MT0512DC0128-LTLCardinality-08
FORMULA_NAME SmallOperatingSystem-PT-MT0512DC0128-LTLCardinality-09
FORMULA_NAME SmallOperatingSystem-PT-MT0512DC0128-LTLCardinality-10
FORMULA_NAME SmallOperatingSystem-PT-MT0512DC0128-LTLCardinality-11
FORMULA_NAME SmallOperatingSystem-PT-MT0512DC0128-LTLCardinality-12
FORMULA_NAME SmallOperatingSystem-PT-MT0512DC0128-LTLCardinality-13
FORMULA_NAME SmallOperatingSystem-PT-MT0512DC0128-LTLCardinality-14
FORMULA_NAME SmallOperatingSystem-PT-MT0512DC0128-LTLCardinality-15
=== Now, execution of the tool begins
BK_START 1717130761422
FORMULA SmallOperatingSystem-PT-MT0512DC0128-LTLCardinality-12 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA SmallOperatingSystem-PT-MT0512DC0128-LTLCardinality-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA SmallOperatingSystem-PT-MT0512DC0128-LTLCardinality-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA SmallOperatingSystem-PT-MT0512DC0128-LTLCardinality-10 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA SmallOperatingSystem-PT-MT0512DC0128-LTLCardinality-03 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA SmallOperatingSystem-PT-MT0512DC0128-LTLCardinality-11 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA SmallOperatingSystem-PT-MT0512DC0128-LTLCardinality-09 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA SmallOperatingSystem-PT-MT0512DC0128-LTLCardinality-07 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA SmallOperatingSystem-PT-MT0512DC0128-LTLCardinality-06 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA SmallOperatingSystem-PT-MT0512DC0128-LTLCardinality-05 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA SmallOperatingSystem-PT-MT0512DC0128-LTLCardinality-01 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA SmallOperatingSystem-PT-MT0512DC0128-LTLCardinality-14 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA SmallOperatingSystem-PT-MT0512DC0128-LTLCardinality-02 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA SmallOperatingSystem-PT-MT0512DC0128-LTLCardinality-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA SmallOperatingSystem-PT-MT0512DC0128-LTLCardinality-04 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA SmallOperatingSystem-PT-MT0512DC0128-LTLCardinality-00 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
[[35mlola[0m] [1mFINAL RESULTS[0m
[[35mlola[0m] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m] [1m[31mSmallOperatingSystem-PT-MT0512DC0128-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m] [1m[32mSmallOperatingSystem-PT-MT0512DC0128-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m] [1m[32mSmallOperatingSystem-PT-MT0512DC0128-LTLCardinality-02: CONJ true CONJ[0m
[[35mlola[0m] [1m[32mSmallOperatingSystem-PT-MT0512DC0128-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m] [1m[31mSmallOperatingSystem-PT-MT0512DC0128-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m] [1m[31mSmallOperatingSystem-PT-MT0512DC0128-LTLCardinality-05: CONJ false LTL model checker[0m
[[35mlola[0m] [1m[32mSmallOperatingSystem-PT-MT0512DC0128-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m] [1m[31mSmallOperatingSystem-PT-MT0512DC0128-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m] [1m[31mSmallOperatingSystem-PT-MT0512DC0128-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m] [1m[31mSmallOperatingSystem-PT-MT0512DC0128-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m] [1m[32mSmallOperatingSystem-PT-MT0512DC0128-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m] [1m[31mSmallOperatingSystem-PT-MT0512DC0128-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m] [1m[31mSmallOperatingSystem-PT-MT0512DC0128-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m] [1m[31mSmallOperatingSystem-PT-MT0512DC0128-LTLCardinality-13: CONJ false state space /ER[0m
[[35mlola[0m] [1m[32mSmallOperatingSystem-PT-MT0512DC0128-LTLCardinality-14: F true state space / EG[0m
[[35mlola[0m] [1m[31mSmallOperatingSystem-PT-MT0512DC0128-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m]
[[35mlola[0m] Time elapsed: 39 secs. Pages in use: 114
BK_STOP 1717130800602
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLCardinality.xml[0m
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] LAUNCH task # 51 (type CNST) for 48 SmallOperatingSystem-PT-MT0512DC0128-LTLCardinality-12
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 51 (type CNST) for SmallOperatingSystem-PT-MT0512DC0128-LTLCardinality-12
[[35mlola[0m][I] result : false
[[35mlola[0m][I] LAUNCH task # 70 (type CNST) for 69 SmallOperatingSystem-PT-MT0512DC0128-LTLCardinality-15
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 70 (type CNST) for SmallOperatingSystem-PT-MT0512DC0128-LTLCardinality-15
[[35mlola[0m][I] result : false
[*** LOG ERROR #0001 ***] [2024-05-31 04:46:02] [status_logger] string pointer is null
[[35mlola[0m][I] LAUNCH task # 22 (type CNST) for 19 SmallOperatingSystem-PT-MT0512DC0128-LTLCardinality-05
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 33 (type CNST) for 32 SmallOperatingSystem-PT-MT0512DC0128-LTLCardinality-08
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 39 (type CNST) for 38 SmallOperatingSystem-PT-MT0512DC0128-LTLCardinality-10
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 14 (type EXCL) for 13 SmallOperatingSystem-PT-MT0512DC0128-LTLCardinality-03
[[35mlola[0m][I] time limit : 199 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 22 (type CNST) for SmallOperatingSystem-PT-MT0512DC0128-LTLCardinality-05
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 33 (type CNST) for SmallOperatingSystem-PT-MT0512DC0128-LTLCardinality-08
[[35mlola[0m][I] result : false
[[35mlola[0m][I] FINISHED task # 39 (type CNST) for SmallOperatingSystem-PT-MT0512DC0128-LTLCardinality-10
[[35mlola[0m][I] result : true
[[35mlola[0m][I] LAUNCH task # 76 (type EQUN) for 6 SmallOperatingSystem-PT-MT0512DC0128-LTLCardinality-02
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 86 (type EQUN) for 66 SmallOperatingSystem-PT-MT0512DC0128-LTLCardinality-14
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 81 (type EQUN) for 59 SmallOperatingSystem-PT-MT0512DC0128-LTLCardinality-13
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 14 (type EXCL) for SmallOperatingSystem-PT-MT0512DC0128-LTLCardinality-03
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 2
[[35mlola[0m][I] fired transitions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 46 (type EXCL) for 41 SmallOperatingSystem-PT-MT0512DC0128-LTLCardinality-11
[[35mlola[0m][I] time limit : 257 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 46 (type EXCL) for SmallOperatingSystem-PT-MT0512DC0128-LTLCardinality-11
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 1026
[[35mlola[0m][I] fired transitions : 1026
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 36 (type EXCL) for 35 SmallOperatingSystem-PT-MT0512DC0128-LTLCardinality-09
[[35mlola[0m][I] time limit : 299 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 36 (type EXCL) for SmallOperatingSystem-PT-MT0512DC0128-LTLCardinality-09
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 1543
[[35mlola[0m][I] fired transitions : 1543
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 30 (type EXCL) for 29 SmallOperatingSystem-PT-MT0512DC0128-LTLCardinality-07
[[35mlola[0m][I] time limit : 327 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 76 (type EQUN) for SmallOperatingSystem-PT-MT0512DC0128-LTLCardinality-02
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] FINISHED task # 86 (type EQUN) for SmallOperatingSystem-PT-MT0512DC0128-LTLCardinality-14
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] FINISHED task # 81 (type EQUN) for SmallOperatingSystem-PT-MT0512DC0128-LTLCardinality-13
[[35mlola[0m][I] result : true
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSmallOperatingSystem-PT-MT0512DC0128-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT0512DC0128-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT0512DC0128-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSmallOperatingSystem-PT-MT0512DC0128-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT0512DC0128-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT0512DC0128-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT0512DC0128-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SmallOperatingSystem-PT-MT0512DC0128-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT0512DC0128-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT0512DC0128-LTLCardinality-02: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT0512DC0128-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT0512DC0128-LTLCardinality-05: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT0512DC0128-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT0512DC0128-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT0512DC0128-LTLCardinality-13: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT0512DC0128-LTLCardinality-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 5/327 18/2000 SmallOperatingSystem-PT-MT0512DC0128-LTLCardinality-07 2730881 m, 546176 m/sec, 5384355 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 6 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSmallOperatingSystem-PT-MT0512DC0128-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT0512DC0128-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT0512DC0128-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSmallOperatingSystem-PT-MT0512DC0128-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT0512DC0128-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT0512DC0128-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT0512DC0128-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SmallOperatingSystem-PT-MT0512DC0128-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT0512DC0128-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT0512DC0128-LTLCardinality-02: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT0512DC0128-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT0512DC0128-LTLCardinality-05: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT0512DC0128-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT0512DC0128-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT0512DC0128-LTLCardinality-13: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT0512DC0128-LTLCardinality-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 10/327 36/2000 SmallOperatingSystem-PT-MT0512DC0128-LTLCardinality-07 5517518 m, 557327 m/sec, 10847791 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 11 secs. Pages in use: 36
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSmallOperatingSystem-PT-MT0512DC0128-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT0512DC0128-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT0512DC0128-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSmallOperatingSystem-PT-MT0512DC0128-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT0512DC0128-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT0512DC0128-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT0512DC0128-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SmallOperatingSystem-PT-MT0512DC0128-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT0512DC0128-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT0512DC0128-LTLCardinality-02: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT0512DC0128-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT0512DC0128-LTLCardinality-05: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT0512DC0128-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT0512DC0128-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT0512DC0128-LTLCardinality-13: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT0512DC0128-LTLCardinality-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 15/327 53/2000 SmallOperatingSystem-PT-MT0512DC0128-LTLCardinality-07 8134868 m, 523470 m/sec, 15850426 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 16 secs. Pages in use: 53
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSmallOperatingSystem-PT-MT0512DC0128-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT0512DC0128-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT0512DC0128-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSmallOperatingSystem-PT-MT0512DC0128-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT0512DC0128-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT0512DC0128-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT0512DC0128-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SmallOperatingSystem-PT-MT0512DC0128-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT0512DC0128-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT0512DC0128-LTLCardinality-02: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT0512DC0128-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT0512DC0128-LTLCardinality-05: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT0512DC0128-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT0512DC0128-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT0512DC0128-LTLCardinality-13: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT0512DC0128-LTLCardinality-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 20/327 66/2000 SmallOperatingSystem-PT-MT0512DC0128-LTLCardinality-07 10080934 m, 389213 m/sec, 19669024 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 21 secs. Pages in use: 66
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSmallOperatingSystem-PT-MT0512DC0128-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT0512DC0128-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT0512DC0128-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSmallOperatingSystem-PT-MT0512DC0128-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT0512DC0128-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT0512DC0128-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT0512DC0128-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SmallOperatingSystem-PT-MT0512DC0128-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT0512DC0128-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT0512DC0128-LTLCardinality-02: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT0512DC0128-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT0512DC0128-LTLCardinality-05: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT0512DC0128-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT0512DC0128-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT0512DC0128-LTLCardinality-13: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT0512DC0128-LTLCardinality-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 25/327 79/2000 SmallOperatingSystem-PT-MT0512DC0128-LTLCardinality-07 12115728 m, 406958 m/sec, 23683292 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 26 secs. Pages in use: 79
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSmallOperatingSystem-PT-MT0512DC0128-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT0512DC0128-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT0512DC0128-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSmallOperatingSystem-PT-MT0512DC0128-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT0512DC0128-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT0512DC0128-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT0512DC0128-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SmallOperatingSystem-PT-MT0512DC0128-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT0512DC0128-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT0512DC0128-LTLCardinality-02: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT0512DC0128-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT0512DC0128-LTLCardinality-05: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT0512DC0128-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT0512DC0128-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT0512DC0128-LTLCardinality-13: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT0512DC0128-LTLCardinality-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 30/327 92/2000 SmallOperatingSystem-PT-MT0512DC0128-LTLCardinality-07 14131656 m, 403185 m/sec, 27686820 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 31 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSmallOperatingSystem-PT-MT0512DC0128-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT0512DC0128-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT0512DC0128-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mSmallOperatingSystem-PT-MT0512DC0128-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT0512DC0128-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT0512DC0128-LTLCardinality-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mSmallOperatingSystem-PT-MT0512DC0128-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SmallOperatingSystem-PT-MT0512DC0128-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT0512DC0128-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT0512DC0128-LTLCardinality-02: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT0512DC0128-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT0512DC0128-LTLCardinality-05: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT0512DC0128-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT0512DC0128-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT0512DC0128-LTLCardinality-13: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] SmallOperatingSystem-PT-MT0512DC0128-LTLCardinality-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 35/327 105/2000 SmallOperatingSystem-PT-MT0512DC0128-LTLCardinality-07 16143673 m, 402403 m/sec, 31675996 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 36 secs. Pages in use: 105
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 30 (type EXCL) for SmallOperatingSystem-PT-MT0512DC0128-LTLCardinality-07
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 17482109
[[35mlola[0m][I] fired transitions : 34304192
[[35mlola[0m][I] time used : 38
[[35mlola[0m][I] memory pages used : 114
[[35mlola[0m][I] LAUNCH task # 27 (type EXCL) for 26 SmallOperatingSystem-PT-MT0512DC0128-LTLCardinality-06
[[35mlola[0m][I] time limit : 356 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 27 (type EXCL) for SmallOperatingSystem-PT-MT0512DC0128-LTLCardinality-06
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 4
[[35mlola[0m][I] fired transitions : 3
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 24 (type EXCL) for 19 SmallOperatingSystem-PT-MT0512DC0128-LTLCardinality-05
[[35mlola[0m][I] time limit : 395 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 24 (type EXCL) for SmallOperatingSystem-PT-MT0512DC0128-LTLCardinality-05
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 1155
[[35mlola[0m][I] fired transitions : 1155
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 9 (type EXCL) for 6 SmallOperatingSystem-PT-MT0512DC0128-LTLCardinality-02
[[35mlola[0m][I] time limit : 445 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 9 (type EXCL) for SmallOperatingSystem-PT-MT0512DC0128-LTLCardinality-02
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 2
[[35mlola[0m][I] fired transitions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 4 (type EXCL) for 3 SmallOperatingSystem-PT-MT0512DC0128-LTLCardinality-01
[[35mlola[0m][I] time limit : 508 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 4 (type EXCL) for SmallOperatingSystem-PT-MT0512DC0128-LTLCardinality-01
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 2
[[35mlola[0m][I] fired transitions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 83 (type EXCL) for 66 SmallOperatingSystem-PT-MT0512DC0128-LTLCardinality-14
[[35mlola[0m][I] time limit : 593 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 83 (type EXCL) for SmallOperatingSystem-PT-MT0512DC0128-LTLCardinality-14
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 73 (type EXCL) for 6 SmallOperatingSystem-PT-MT0512DC0128-LTLCardinality-02
[[35mlola[0m][I] time limit : 712 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 73 (type EXCL) for SmallOperatingSystem-PT-MT0512DC0128-LTLCardinality-02
[[35mlola[0m][I] result : false
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 78 (type EXCL) for 59 SmallOperatingSystem-PT-MT0512DC0128-LTLCardinality-13
[[35mlola[0m][I] time limit : 890 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 78 (type EXCL) for SmallOperatingSystem-PT-MT0512DC0128-LTLCardinality-13
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 2
[[35mlola[0m][I] fired transitions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 17 (type EXCL) for 16 SmallOperatingSystem-PT-MT0512DC0128-LTLCardinality-04
[[35mlola[0m][I] time limit : 1780 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 17 (type EXCL) for SmallOperatingSystem-PT-MT0512DC0128-LTLCardinality-04
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 13
[[35mlola[0m][I] fired transitions : 13
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 1 (type EXCL) for 0 SmallOperatingSystem-PT-MT0512DC0128-LTLCardinality-00
[[35mlola[0m][I] time limit : 3561 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 1 (type EXCL) for SmallOperatingSystem-PT-MT0512DC0128-LTLCardinality-00
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 3070
[[35mlola[0m][I] fired transitions : 3070
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] Portfolio finished: no open formulas
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="SmallOperatingSystem-PT-MT0512DC0128"
export BK_EXAMINATION="LTLCardinality"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is SmallOperatingSystem-PT-MT0512DC0128, examination is LTLCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r379-smll-171683812200259"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/SmallOperatingSystem-PT-MT0512DC0128.tgz
mv SmallOperatingSystem-PT-MT0512DC0128 execution
cd execution
if [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "UpperBounds" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] || [ "LTLCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;