About the Execution of LoLA for SimpleLoadBal-PT-15
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 16199.960 | 597184.00 | 688022.00 | 2445.90 | ?F?????????????? | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r379-smll-171683812000172.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
...................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is SimpleLoadBal-PT-15, examination is LTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r379-smll-171683812000172
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 1.6M
-rw-r--r-- 1 mcc users 8.4K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 73K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 6.4K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 43K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:43 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.8K May 18 16:43 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 5.0K Apr 23 07:57 LTLCardinality.txt
-rw-r--r-- 1 mcc users 28K Apr 23 07:57 LTLCardinality.xml
-rw-r--r-- 1 mcc users 3.0K Apr 23 07:57 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K Apr 23 07:57 LTLFireability.xml
-rw-r--r-- 1 mcc users 12K May 14 13:22 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 91K May 14 13:22 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 11K Apr 13 12:00 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 67K Apr 13 12:00 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.9K Apr 23 07:57 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.9K Apr 23 07:57 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:43 equiv_col
-rw-r--r-- 1 mcc users 3 May 18 16:43 instance
-rw-r--r-- 1 mcc users 6 May 18 16:43 iscolored
-rw-r--r-- 1 mcc users 1.2M May 18 16:43 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME SimpleLoadBal-PT-15-LTLFireability-00
FORMULA_NAME SimpleLoadBal-PT-15-LTLFireability-01
FORMULA_NAME SimpleLoadBal-PT-15-LTLFireability-02
FORMULA_NAME SimpleLoadBal-PT-15-LTLFireability-03
FORMULA_NAME SimpleLoadBal-PT-15-LTLFireability-04
FORMULA_NAME SimpleLoadBal-PT-15-LTLFireability-05
FORMULA_NAME SimpleLoadBal-PT-15-LTLFireability-06
FORMULA_NAME SimpleLoadBal-PT-15-LTLFireability-07
FORMULA_NAME SimpleLoadBal-PT-15-LTLFireability-08
FORMULA_NAME SimpleLoadBal-PT-15-LTLFireability-09
FORMULA_NAME SimpleLoadBal-PT-15-LTLFireability-10
FORMULA_NAME SimpleLoadBal-PT-15-LTLFireability-11
FORMULA_NAME SimpleLoadBal-PT-15-LTLFireability-12
FORMULA_NAME SimpleLoadBal-PT-15-LTLFireability-13
FORMULA_NAME SimpleLoadBal-PT-15-LTLFireability-14
FORMULA_NAME SimpleLoadBal-PT-15-LTLFireability-15
=== Now, execution of the tool begins
BK_START 1717116638101
FORMULA SimpleLoadBal-PT-15-LTLFireability-01 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1717117235285
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLFireability.xml[0m
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] LAUNCH task # 59 (type EXCL) for 3 SimpleLoadBal-PT-15-LTLFireability-01
[[35mlola[0m][I] time limit : 199 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 57 (type FNDP) for 3 SimpleLoadBal-PT-15-LTLFireability-01
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 58 (type EQUN) for 3 SimpleLoadBal-PT-15-LTLFireability-01
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 59 (type EXCL) for SimpleLoadBal-PT-15-LTLFireability-01
[[35mlola[0m][I] result : true
[[35mlola[0m][I] time used : 1
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 57 (type FNDP) for SimpleLoadBal-PT-15-LTLFireability-01 (obsolete)
[[35mlola[0m][W] CANCELED task # 58 (type EQUN) for SimpleLoadBal-PT-15-LTLFireability-01 (obsolete)
[[35mlola[0m][I] LAUNCH task # 32 (type EXCL) for 31 SimpleLoadBal-PT-15-LTLFireability-09
[[35mlola[0m][I] time limit : 211 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 57 (type FNDP) for SimpleLoadBal-PT-15-LTLFireability-01
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 1
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] LAUNCH task # 64 (type EQUN) for 49 SimpleLoadBal-PT-15-LTLFireability-15
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 58 (type EQUN) for SimpleLoadBal-PT-15-LTLFireability-01
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] FINISHED task # 64 (type EQUN) for SimpleLoadBal-PT-15-LTLFireability-15
[[35mlola[0m][I] result : true
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-01: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-15: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 3/211 4/2000 SimpleLoadBal-PT-15-LTLFireability-09 526740 m, 105348 m/sec, 1060950 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 5 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-01: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-15: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 8/211 9/2000 SimpleLoadBal-PT-15-LTLFireability-09 1327847 m, 160221 m/sec, 2692076 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 10 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-01: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-15: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 13/211 15/2000 SimpleLoadBal-PT-15-LTLFireability-09 2138170 m, 162064 m/sec, 4396979 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 15 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-01: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-15: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 18/211 20/2000 SimpleLoadBal-PT-15-LTLFireability-09 2941398 m, 160645 m/sec, 6082372 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 20 secs. Pages in use: 20
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-01: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-15: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 23/211 25/2000 SimpleLoadBal-PT-15-LTLFireability-09 3721298 m, 155980 m/sec, 7736033 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 25 secs. Pages in use: 25
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-01: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-15: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 28/211 30/2000 SimpleLoadBal-PT-15-LTLFireability-09 4492439 m, 154228 m/sec, 9371410 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 30 secs. Pages in use: 30
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-01: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-15: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 33/211 35/2000 SimpleLoadBal-PT-15-LTLFireability-09 5244719 m, 150456 m/sec, 11005264 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 35 secs. Pages in use: 35
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-01: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-15: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 38/211 40/2000 SimpleLoadBal-PT-15-LTLFireability-09 5965738 m, 144203 m/sec, 12570093 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 40 secs. Pages in use: 40
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-01: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-15: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 43/211 45/2000 SimpleLoadBal-PT-15-LTLFireability-09 6695770 m, 146006 m/sec, 14176428 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 45 secs. Pages in use: 45
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-01: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-15: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 48/211 49/2000 SimpleLoadBal-PT-15-LTLFireability-09 7420126 m, 144871 m/sec, 15789554 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 50 secs. Pages in use: 49
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-01: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-15: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 53/211 54/2000 SimpleLoadBal-PT-15-LTLFireability-09 8112898 m, 138554 m/sec, 17331187 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 55 secs. Pages in use: 54
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-01: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-15: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 58/211 59/2000 SimpleLoadBal-PT-15-LTLFireability-09 8814333 m, 140287 m/sec, 18895546 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 60 secs. Pages in use: 59
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-01: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-15: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 63/211 63/2000 SimpleLoadBal-PT-15-LTLFireability-09 9495304 m, 136194 m/sec, 20410980 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 65 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-01: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-15: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 68/211 68/2000 SimpleLoadBal-PT-15-LTLFireability-09 10196861 m, 140311 m/sec, 21980849 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 70 secs. Pages in use: 68
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-01: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-15: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 73/211 72/2000 SimpleLoadBal-PT-15-LTLFireability-09 10903984 m, 141424 m/sec, 23622335 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 75 secs. Pages in use: 72
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-01: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-15: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 78/211 77/2000 SimpleLoadBal-PT-15-LTLFireability-09 11603444 m, 139892 m/sec, 25195675 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 80 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-01: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-15: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 83/211 81/2000 SimpleLoadBal-PT-15-LTLFireability-09 12300261 m, 139363 m/sec, 26781929 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 85 secs. Pages in use: 81
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-01: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-15: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 88/211 86/2000 SimpleLoadBal-PT-15-LTLFireability-09 12990029 m, 137953 m/sec, 28364023 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 90 secs. Pages in use: 86
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-01: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-15: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 93/211 90/2000 SimpleLoadBal-PT-15-LTLFireability-09 13683928 m, 138779 m/sec, 29940977 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 95 secs. Pages in use: 90
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-01: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-15: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 98/211 95/2000 SimpleLoadBal-PT-15-LTLFireability-09 14367271 m, 136668 m/sec, 31522501 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 100 secs. Pages in use: 95
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-01: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-15: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 103/211 99/2000 SimpleLoadBal-PT-15-LTLFireability-09 15047703 m, 136086 m/sec, 33094243 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 105 secs. Pages in use: 99
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-01: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-15: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 108/211 104/2000 SimpleLoadBal-PT-15-LTLFireability-09 15723573 m, 135174 m/sec, 34665556 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 110 secs. Pages in use: 104
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-01: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-15: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 113/211 108/2000 SimpleLoadBal-PT-15-LTLFireability-09 16396239 m, 134533 m/sec, 36226451 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 115 secs. Pages in use: 108
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-01: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-15: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 118/211 113/2000 SimpleLoadBal-PT-15-LTLFireability-09 17067433 m, 134238 m/sec, 37778262 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 120 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-01: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-15: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 123/211 117/2000 SimpleLoadBal-PT-15-LTLFireability-09 17734490 m, 133411 m/sec, 39320410 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 125 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-01: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-15: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 128/211 121/2000 SimpleLoadBal-PT-15-LTLFireability-09 18398502 m, 132802 m/sec, 40859537 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 130 secs. Pages in use: 121
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-01: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-15: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 133/211 126/2000 SimpleLoadBal-PT-15-LTLFireability-09 19066896 m, 133678 m/sec, 42409247 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 135 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-01: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-15: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 138/211 130/2000 SimpleLoadBal-PT-15-LTLFireability-09 19730801 m, 132781 m/sec, 43950140 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 140 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-01: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-15: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 143/211 134/2000 SimpleLoadBal-PT-15-LTLFireability-09 20384183 m, 130676 m/sec, 45494543 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 145 secs. Pages in use: 134
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-01: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-15: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 148/211 139/2000 SimpleLoadBal-PT-15-LTLFireability-09 21038479 m, 130859 m/sec, 47026966 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 150 secs. Pages in use: 139
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-01: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-15: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 153/211 143/2000 SimpleLoadBal-PT-15-LTLFireability-09 21689733 m, 130250 m/sec, 48562246 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 155 secs. Pages in use: 143
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-01: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-15: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 158/211 147/2000 SimpleLoadBal-PT-15-LTLFireability-09 22335055 m, 129064 m/sec, 50091762 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 160 secs. Pages in use: 147
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-01: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-15: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 163/211 151/2000 SimpleLoadBal-PT-15-LTLFireability-09 22976707 m, 128330 m/sec, 51614047 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 165 secs. Pages in use: 151
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-01: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-15: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 168/211 156/2000 SimpleLoadBal-PT-15-LTLFireability-09 23622292 m, 129117 m/sec, 53144322 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 170 secs. Pages in use: 156
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-01: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-15: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 173/211 160/2000 SimpleLoadBal-PT-15-LTLFireability-09 24265513 m, 128644 m/sec, 54663064 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 175 secs. Pages in use: 160
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-01: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-15: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 178/211 164/2000 SimpleLoadBal-PT-15-LTLFireability-09 24907009 m, 128299 m/sec, 56179136 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 180 secs. Pages in use: 164
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-01: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-15: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 183/211 168/2000 SimpleLoadBal-PT-15-LTLFireability-09 25544777 m, 127553 m/sec, 57694642 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 185 secs. Pages in use: 168
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-01: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-15: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 188/211 172/2000 SimpleLoadBal-PT-15-LTLFireability-09 26180537 m, 127152 m/sec, 59226598 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 190 secs. Pages in use: 172
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-01: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-15: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 193/211 177/2000 SimpleLoadBal-PT-15-LTLFireability-09 26811819 m, 126256 m/sec, 60741211 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 195 secs. Pages in use: 177
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-01: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-15: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 198/211 181/2000 SimpleLoadBal-PT-15-LTLFireability-09 27448777 m, 127391 m/sec, 62262293 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 200 secs. Pages in use: 181
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-01: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-15: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 203/211 185/2000 SimpleLoadBal-PT-15-LTLFireability-09 28082019 m, 126648 m/sec, 63774177 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 205 secs. Pages in use: 185
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-01: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-15: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 208/211 189/2000 SimpleLoadBal-PT-15-LTLFireability-09 28710922 m, 125780 m/sec, 65287447 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 210 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 32 (type EXCL) for SimpleLoadBal-PT-15-LTLFireability-09 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-01: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-09: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-15: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 215 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 41 (type EXCL) for 40 SimpleLoadBal-PT-15-LTLFireability-12
[[35mlola[0m][I] time limit : 211 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 32 (type EXCL) for 31 SimpleLoadBal-PT-15-LTLFireability-09
[[35mlola[0m][I] time limit : 3385 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 41 (type EXCL) for SimpleLoadBal-PT-15-LTLFireability-12
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 48
[[35mlola[0m][I] fired transitions : 48
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] CANCELED task # 32 (type EXCL) for SimpleLoadBal-PT-15-LTLFireability-09 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-01: AG false state space[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-15: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 220 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 38 (type EXCL) for 37 SimpleLoadBal-PT-15-LTLFireability-11
[[35mlola[0m][I] time limit : 225 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 38 (type EXCL) for SimpleLoadBal-PT-15-LTLFireability-11
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 48
[[35mlola[0m][I] fired transitions : 48
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 35 (type EXCL) for 34 SimpleLoadBal-PT-15-LTLFireability-10
[[35mlola[0m][I] time limit : 241 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 35 (type EXCL) for SimpleLoadBal-PT-15-LTLFireability-10
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 48
[[35mlola[0m][I] fired transitions : 48
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 26 (type EXCL) for 25 SimpleLoadBal-PT-15-LTLFireability-07
[[35mlola[0m][I] time limit : 260 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 26 (type EXCL) for SimpleLoadBal-PT-15-LTLFireability-07
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 91
[[35mlola[0m][I] fired transitions : 90
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 23 (type EXCL) for 22 SimpleLoadBal-PT-15-LTLFireability-06
[[35mlola[0m][I] time limit : 281 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-01: AG false state space[0m
[[35mlola[0m][.] [1m[32mSimpleLoadBal-PT-15-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-15: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 5/281 7/2000 SimpleLoadBal-PT-15-LTLFireability-06 941739 m, 188347 m/sec, 1898521 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 225 secs. Pages in use: 200
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-01: AG false state space[0m
[[35mlola[0m][.] [1m[32mSimpleLoadBal-PT-15-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-15: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 10/281 13/2000 SimpleLoadBal-PT-15-LTLFireability-06 1814202 m, 174492 m/sec, 3697582 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 230 secs. Pages in use: 206
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-01: AG false state space[0m
[[35mlola[0m][.] [1m[32mSimpleLoadBal-PT-15-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-15: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 15/281 18/2000 SimpleLoadBal-PT-15-LTLFireability-06 2639060 m, 164971 m/sec, 5436463 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 235 secs. Pages in use: 211
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-01: AG false state space[0m
[[35mlola[0m][.] [1m[32mSimpleLoadBal-PT-15-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-15: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 20/281 23/2000 SimpleLoadBal-PT-15-LTLFireability-06 3381018 m, 148391 m/sec, 6998235 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 240 secs. Pages in use: 216
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-01: AG false state space[0m
[[35mlola[0m][.] [1m[32mSimpleLoadBal-PT-15-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-15: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 25/281 28/2000 SimpleLoadBal-PT-15-LTLFireability-06 4151374 m, 154071 m/sec, 8646981 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 245 secs. Pages in use: 221
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-01: AG false state space[0m
[[35mlola[0m][.] [1m[32mSimpleLoadBal-PT-15-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-15: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 30/281 33/2000 SimpleLoadBal-PT-15-LTLFireability-06 4904538 m, 150632 m/sec, 10266614 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 250 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-01: AG false state space[0m
[[35mlola[0m][.] [1m[32mSimpleLoadBal-PT-15-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-15: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 35/281 38/2000 SimpleLoadBal-PT-15-LTLFireability-06 5637393 m, 146571 m/sec, 11866126 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 255 secs. Pages in use: 231
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-01: AG false state space[0m
[[35mlola[0m][.] [1m[32mSimpleLoadBal-PT-15-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-15: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 40/281 42/2000 SimpleLoadBal-PT-15-LTLFireability-06 6355540 m, 143629 m/sec, 13428051 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 260 secs. Pages in use: 235
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-01: AG false state space[0m
[[35mlola[0m][.] [1m[32mSimpleLoadBal-PT-15-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-15: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 45/281 47/2000 SimpleLoadBal-PT-15-LTLFireability-06 7026704 m, 134232 m/sec, 14915700 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 265 secs. Pages in use: 240
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-01: AG false state space[0m
[[35mlola[0m][.] [1m[32mSimpleLoadBal-PT-15-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-15: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 50/281 51/2000 SimpleLoadBal-PT-15-LTLFireability-06 7687139 m, 132087 m/sec, 16387916 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 270 secs. Pages in use: 244
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-01: AG false state space[0m
[[35mlola[0m][.] [1m[32mSimpleLoadBal-PT-15-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-15: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 55/281 56/2000 SimpleLoadBal-PT-15-LTLFireability-06 8380407 m, 138653 m/sec, 17919325 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 275 secs. Pages in use: 249
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-01: AG false state space[0m
[[35mlola[0m][.] [1m[32mSimpleLoadBal-PT-15-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-15: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 60/281 60/2000 SimpleLoadBal-PT-15-LTLFireability-06 9058641 m, 135646 m/sec, 19433697 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 280 secs. Pages in use: 253
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-01: AG false state space[0m
[[35mlola[0m][.] [1m[32mSimpleLoadBal-PT-15-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-15: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 65/281 65/2000 SimpleLoadBal-PT-15-LTLFireability-06 9731902 m, 134652 m/sec, 20939664 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 285 secs. Pages in use: 258
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-01: AG false state space[0m
[[35mlola[0m][.] [1m[32mSimpleLoadBal-PT-15-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-15: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 70/281 69/2000 SimpleLoadBal-PT-15-LTLFireability-06 10392640 m, 132147 m/sec, 22419021 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 290 secs. Pages in use: 262
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-01: AG false state space[0m
[[35mlola[0m][.] [1m[32mSimpleLoadBal-PT-15-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-15: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 75/281 73/2000 SimpleLoadBal-PT-15-LTLFireability-06 11049468 m, 131365 m/sec, 23946963 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 295 secs. Pages in use: 266
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-01: AG false state space[0m
[[35mlola[0m][.] [1m[32mSimpleLoadBal-PT-15-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-15: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 80/281 78/2000 SimpleLoadBal-PT-15-LTLFireability-06 11698319 m, 129770 m/sec, 25411433 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 300 secs. Pages in use: 271
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-01: AG false state space[0m
[[35mlola[0m][.] [1m[32mSimpleLoadBal-PT-15-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-15: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 85/281 82/2000 SimpleLoadBal-PT-15-LTLFireability-06 12341984 m, 128733 m/sec, 26879191 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 305 secs. Pages in use: 275
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-01: AG false state space[0m
[[35mlola[0m][.] [1m[32mSimpleLoadBal-PT-15-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-15: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 90/281 86/2000 SimpleLoadBal-PT-15-LTLFireability-06 12975758 m, 126754 m/sec, 28329296 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 310 secs. Pages in use: 279
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-01: AG false state space[0m
[[35mlola[0m][.] [1m[32mSimpleLoadBal-PT-15-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-15: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 95/281 90/2000 SimpleLoadBal-PT-15-LTLFireability-06 13611009 m, 127050 m/sec, 29775040 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 315 secs. Pages in use: 283
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-01: AG false state space[0m
[[35mlola[0m][.] [1m[32mSimpleLoadBal-PT-15-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-15: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 100/281 94/2000 SimpleLoadBal-PT-15-LTLFireability-06 14244853 m, 126768 m/sec, 31234535 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 320 secs. Pages in use: 287
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-01: AG false state space[0m
[[35mlola[0m][.] [1m[32mSimpleLoadBal-PT-15-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-15: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 105/281 98/2000 SimpleLoadBal-PT-15-LTLFireability-06 14872916 m, 125612 m/sec, 32691354 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 325 secs. Pages in use: 291
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-01: AG false state space[0m
[[35mlola[0m][.] [1m[32mSimpleLoadBal-PT-15-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-15: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 110/281 102/2000 SimpleLoadBal-PT-15-LTLFireability-06 15499047 m, 125226 m/sec, 34143099 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 330 secs. Pages in use: 295
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-01: AG false state space[0m
[[35mlola[0m][.] [1m[32mSimpleLoadBal-PT-15-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-15: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 115/281 107/2000 SimpleLoadBal-PT-15-LTLFireability-06 16118426 m, 123875 m/sec, 35581417 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 335 secs. Pages in use: 300
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-01: AG false state space[0m
[[35mlola[0m][.] [1m[32mSimpleLoadBal-PT-15-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-15: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 120/281 111/2000 SimpleLoadBal-PT-15-LTLFireability-06 16739405 m, 124195 m/sec, 37019982 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 340 secs. Pages in use: 304
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-01: AG false state space[0m
[[35mlola[0m][.] [1m[32mSimpleLoadBal-PT-15-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-15: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 125/281 115/2000 SimpleLoadBal-PT-15-LTLFireability-06 17351839 m, 122486 m/sec, 38436450 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 345 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-01: AG false state space[0m
[[35mlola[0m][.] [1m[32mSimpleLoadBal-PT-15-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-15: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 130/281 119/2000 SimpleLoadBal-PT-15-LTLFireability-06 17966366 m, 122905 m/sec, 39853631 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 350 secs. Pages in use: 312
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-01: AG false state space[0m
[[35mlola[0m][.] [1m[32mSimpleLoadBal-PT-15-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-15: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 135/281 123/2000 SimpleLoadBal-PT-15-LTLFireability-06 18579747 m, 122676 m/sec, 41276347 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 355 secs. Pages in use: 316
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-01: AG false state space[0m
[[35mlola[0m][.] [1m[32mSimpleLoadBal-PT-15-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-15: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 140/281 127/2000 SimpleLoadBal-PT-15-LTLFireability-06 19160508 m, 116152 m/sec, 42626993 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 360 secs. Pages in use: 320
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-01: AG false state space[0m
[[35mlola[0m][.] [1m[32mSimpleLoadBal-PT-15-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-15: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 145/281 131/2000 SimpleLoadBal-PT-15-LTLFireability-06 19771264 m, 122151 m/sec, 44055342 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 365 secs. Pages in use: 324
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-01: AG false state space[0m
[[35mlola[0m][.] [1m[32mSimpleLoadBal-PT-15-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-15: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 150/281 134/2000 SimpleLoadBal-PT-15-LTLFireability-06 20345315 m, 114810 m/sec, 45400069 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 370 secs. Pages in use: 327
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-01: AG false state space[0m
[[35mlola[0m][.] [1m[32mSimpleLoadBal-PT-15-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-15: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 155/281 138/2000 SimpleLoadBal-PT-15-LTLFireability-06 20959858 m, 122908 m/sec, 46842536 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 375 secs. Pages in use: 331
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-01: AG false state space[0m
[[35mlola[0m][.] [1m[32mSimpleLoadBal-PT-15-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-15: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 160/281 142/2000 SimpleLoadBal-PT-15-LTLFireability-06 21553280 m, 118684 m/sec, 48244565 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 380 secs. Pages in use: 335
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-01: AG false state space[0m
[[35mlola[0m][.] [1m[32mSimpleLoadBal-PT-15-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-15: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 165/281 146/2000 SimpleLoadBal-PT-15-LTLFireability-06 22146180 m, 118580 m/sec, 49642588 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 385 secs. Pages in use: 339
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-01: AG false state space[0m
[[35mlola[0m][.] [1m[32mSimpleLoadBal-PT-15-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-15: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 170/281 150/2000 SimpleLoadBal-PT-15-LTLFireability-06 22708013 m, 112366 m/sec, 50973891 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 390 secs. Pages in use: 343
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-01: AG false state space[0m
[[35mlola[0m][.] [1m[32mSimpleLoadBal-PT-15-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-15: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 175/281 154/2000 SimpleLoadBal-PT-15-LTLFireability-06 23307965 m, 119990 m/sec, 52401065 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 395 secs. Pages in use: 347
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-01: AG false state space[0m
[[35mlola[0m][.] [1m[32mSimpleLoadBal-PT-15-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-15: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 180/281 158/2000 SimpleLoadBal-PT-15-LTLFireability-06 23913638 m, 121134 m/sec, 53830435 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 400 secs. Pages in use: 351
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-01: AG false state space[0m
[[35mlola[0m][.] [1m[32mSimpleLoadBal-PT-15-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-15: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 185/281 162/2000 SimpleLoadBal-PT-15-LTLFireability-06 24515245 m, 120321 m/sec, 55251886 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 405 secs. Pages in use: 355
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-01: AG false state space[0m
[[35mlola[0m][.] [1m[32mSimpleLoadBal-PT-15-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-15: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 190/281 166/2000 SimpleLoadBal-PT-15-LTLFireability-06 25116441 m, 120239 m/sec, 56672078 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 410 secs. Pages in use: 359
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-01: AG false state space[0m
[[35mlola[0m][.] [1m[32mSimpleLoadBal-PT-15-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-15: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 195/281 170/2000 SimpleLoadBal-PT-15-LTLFireability-06 25715263 m, 119764 m/sec, 58098199 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 415 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-01: AG false state space[0m
[[35mlola[0m][.] [1m[32mSimpleLoadBal-PT-15-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-15: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 200/281 173/2000 SimpleLoadBal-PT-15-LTLFireability-06 26295937 m, 116134 m/sec, 59505213 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 420 secs. Pages in use: 366
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-01: AG false state space[0m
[[35mlola[0m][.] [1m[32mSimpleLoadBal-PT-15-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-15: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 205/281 177/2000 SimpleLoadBal-PT-15-LTLFireability-06 26868559 m, 114524 m/sec, 60874040 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 425 secs. Pages in use: 370
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-01: AG false state space[0m
[[35mlola[0m][.] [1m[32mSimpleLoadBal-PT-15-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-15: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 210/281 181/2000 SimpleLoadBal-PT-15-LTLFireability-06 27419533 m, 110194 m/sec, 62190327 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 430 secs. Pages in use: 374
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-01: AG false state space[0m
[[35mlola[0m][.] [1m[32mSimpleLoadBal-PT-15-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-15: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 215/281 185/2000 SimpleLoadBal-PT-15-LTLFireability-06 28024829 m, 121059 m/sec, 63632145 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 435 secs. Pages in use: 378
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-01: AG false state space[0m
[[35mlola[0m][.] [1m[32mSimpleLoadBal-PT-15-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-15: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 220/281 189/2000 SimpleLoadBal-PT-15-LTLFireability-06 28628756 m, 120785 m/sec, 65090783 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 440 secs. Pages in use: 382
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-01: AG false state space[0m
[[35mlola[0m][.] [1m[32mSimpleLoadBal-PT-15-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-15: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 225/281 193/2000 SimpleLoadBal-PT-15-LTLFireability-06 29247025 m, 123653 m/sec, 66576829 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 445 secs. Pages in use: 386
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-01: AG false state space[0m
[[35mlola[0m][.] [1m[32mSimpleLoadBal-PT-15-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-15: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 230/281 197/2000 SimpleLoadBal-PT-15-LTLFireability-06 29864953 m, 123585 m/sec, 68058804 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 450 secs. Pages in use: 390
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-01: AG false state space[0m
[[35mlola[0m][.] [1m[32mSimpleLoadBal-PT-15-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-15: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 235/281 201/2000 SimpleLoadBal-PT-15-LTLFireability-06 30472747 m, 121558 m/sec, 69542354 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 455 secs. Pages in use: 394
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-01: AG false state space[0m
[[35mlola[0m][.] [1m[32mSimpleLoadBal-PT-15-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-15: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 240/281 205/2000 SimpleLoadBal-PT-15-LTLFireability-06 31086930 m, 122836 m/sec, 71034471 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 460 secs. Pages in use: 398
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-01: AG false state space[0m
[[35mlola[0m][.] [1m[32mSimpleLoadBal-PT-15-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-15: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 245/281 209/2000 SimpleLoadBal-PT-15-LTLFireability-06 31696874 m, 121988 m/sec, 72523427 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 465 secs. Pages in use: 402
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-01: AG false state space[0m
[[35mlola[0m][.] [1m[32mSimpleLoadBal-PT-15-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-15: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 250/281 213/2000 SimpleLoadBal-PT-15-LTLFireability-06 32264822 m, 113589 m/sec, 73896318 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 470 secs. Pages in use: 406
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-01: AG false state space[0m
[[35mlola[0m][.] [1m[32mSimpleLoadBal-PT-15-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-15: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 255/281 217/2000 SimpleLoadBal-PT-15-LTLFireability-06 32874306 m, 121896 m/sec, 75376242 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 475 secs. Pages in use: 410
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-01: AG false state space[0m
[[35mlola[0m][.] [1m[32mSimpleLoadBal-PT-15-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-15: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 260/281 221/2000 SimpleLoadBal-PT-15-LTLFireability-06 33479476 m, 121034 m/sec, 76861786 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 480 secs. Pages in use: 414
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-01: AG false state space[0m
[[35mlola[0m][.] [1m[32mSimpleLoadBal-PT-15-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-15: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 265/281 224/2000 SimpleLoadBal-PT-15-LTLFireability-06 34083707 m, 120846 m/sec, 78335766 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 485 secs. Pages in use: 417
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-01: AG false state space[0m
[[35mlola[0m][.] [1m[32mSimpleLoadBal-PT-15-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-15: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 270/281 228/2000 SimpleLoadBal-PT-15-LTLFireability-06 34685091 m, 120276 m/sec, 79808674 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 490 secs. Pages in use: 421
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-01: AG false state space[0m
[[35mlola[0m][.] [1m[32mSimpleLoadBal-PT-15-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-15: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 275/281 232/2000 SimpleLoadBal-PT-15-LTLFireability-06 35287926 m, 120567 m/sec, 81283641 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 495 secs. Pages in use: 425
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-01: AG false state space[0m
[[35mlola[0m][.] [1m[32mSimpleLoadBal-PT-15-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-15: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 280/281 236/2000 SimpleLoadBal-PT-15-LTLFireability-06 35888467 m, 120108 m/sec, 82758081 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 500 secs. Pages in use: 429
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 23 (type EXCL) for SimpleLoadBal-PT-15-LTLFireability-06 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-01: AG false state space[0m
[[35mlola[0m][.] [1m[32mSimpleLoadBal-PT-15-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-06: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-15: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 505 secs. Pages in use: 433
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 20 (type EXCL) for 19 SimpleLoadBal-PT-15-LTLFireability-05
[[35mlola[0m][I] time limit : 281 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 23 (type EXCL) for 22 SimpleLoadBal-PT-15-LTLFireability-06
[[35mlola[0m][I] time limit : 3095 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 20 (type EXCL) for SimpleLoadBal-PT-15-LTLFireability-05
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 31
[[35mlola[0m][I] fired transitions : 30
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] CANCELED task # 23 (type EXCL) for SimpleLoadBal-PT-15-LTLFireability-06 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-01: AG false state space[0m
[[35mlola[0m][.] [1m[32mSimpleLoadBal-PT-15-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSimpleLoadBal-PT-15-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-15: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 510 secs. Pages in use: 442
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 17 (type EXCL) for 16 SimpleLoadBal-PT-15-LTLFireability-04
[[35mlola[0m][I] time limit : 309 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-01: AG false state space[0m
[[35mlola[0m][.] [1m[32mSimpleLoadBal-PT-15-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSimpleLoadBal-PT-15-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-15: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 5/309 6/2000 SimpleLoadBal-PT-15-LTLFireability-04 929996 m, 185999 m/sec, 1878763 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 515 secs. Pages in use: 447
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-01: AG false state space[0m
[[35mlola[0m][.] [1m[32mSimpleLoadBal-PT-15-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSimpleLoadBal-PT-15-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-15: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 10/309 12/2000 SimpleLoadBal-PT-15-LTLFireability-04 1823150 m, 178630 m/sec, 3685766 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 520 secs. Pages in use: 457
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-01: AG false state space[0m
[[35mlola[0m][.] [1m[32mSimpleLoadBal-PT-15-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSimpleLoadBal-PT-15-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-15: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 15/309 18/2000 SimpleLoadBal-PT-15-LTLFireability-04 2685497 m, 172469 m/sec, 5448369 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 525 secs. Pages in use: 467
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-01: AG false state space[0m
[[35mlola[0m][.] [1m[32mSimpleLoadBal-PT-15-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSimpleLoadBal-PT-15-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-15: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 20/309 23/2000 SimpleLoadBal-PT-15-LTLFireability-04 3501484 m, 163197 m/sec, 7129811 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 530 secs. Pages in use: 476
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-01: AG false state space[0m
[[35mlola[0m][.] [1m[32mSimpleLoadBal-PT-15-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSimpleLoadBal-PT-15-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-15: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 25/309 28/2000 SimpleLoadBal-PT-15-LTLFireability-04 4306415 m, 160986 m/sec, 8863073 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 535 secs. Pages in use: 484
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-01: AG false state space[0m
[[35mlola[0m][.] [1m[32mSimpleLoadBal-PT-15-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSimpleLoadBal-PT-15-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-15: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 30/309 33/2000 SimpleLoadBal-PT-15-LTLFireability-04 5100153 m, 158747 m/sec, 10531754 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 540 secs. Pages in use: 493
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-01: AG false state space[0m
[[35mlola[0m][.] [1m[32mSimpleLoadBal-PT-15-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSimpleLoadBal-PT-15-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-15: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 35/309 38/2000 SimpleLoadBal-PT-15-LTLFireability-04 5884024 m, 156774 m/sec, 12188010 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 545 secs. Pages in use: 502
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-01: AG false state space[0m
[[35mlola[0m][.] [1m[32mSimpleLoadBal-PT-15-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSimpleLoadBal-PT-15-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-15: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 40/309 43/2000 SimpleLoadBal-PT-15-LTLFireability-04 6661460 m, 155487 m/sec, 13818716 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 550 secs. Pages in use: 510
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-01: AG false state space[0m
[[35mlola[0m][.] [1m[32mSimpleLoadBal-PT-15-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSimpleLoadBal-PT-15-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-15: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 45/309 48/2000 SimpleLoadBal-PT-15-LTLFireability-04 7425986 m, 152905 m/sec, 15465106 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 555 secs. Pages in use: 519
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-01: AG false state space[0m
[[35mlola[0m][.] [1m[32mSimpleLoadBal-PT-15-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSimpleLoadBal-PT-15-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-15: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 50/309 53/2000 SimpleLoadBal-PT-15-LTLFireability-04 8191713 m, 153145 m/sec, 17105002 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 560 secs. Pages in use: 528
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-01: AG false state space[0m
[[35mlola[0m][.] [1m[32mSimpleLoadBal-PT-15-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSimpleLoadBal-PT-15-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-15: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 55/309 57/2000 SimpleLoadBal-PT-15-LTLFireability-04 8938816 m, 149420 m/sec, 18697605 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 565 secs. Pages in use: 536
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-01: AG false state space[0m
[[35mlola[0m][.] [1m[32mSimpleLoadBal-PT-15-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSimpleLoadBal-PT-15-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-15: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 60/309 62/2000 SimpleLoadBal-PT-15-LTLFireability-04 9690466 m, 150330 m/sec, 20311689 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 570 secs. Pages in use: 545
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-01: AG false state space[0m
[[35mlola[0m][.] [1m[32mSimpleLoadBal-PT-15-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSimpleLoadBal-PT-15-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-15: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 65/309 67/2000 SimpleLoadBal-PT-15-LTLFireability-04 10431438 m, 148194 m/sec, 21946332 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 575 secs. Pages in use: 553
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-01: AG false state space[0m
[[35mlola[0m][.] [1m[32mSimpleLoadBal-PT-15-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSimpleLoadBal-PT-15-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-15: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 70/309 71/2000 SimpleLoadBal-PT-15-LTLFireability-04 11169406 m, 147593 m/sec, 23556859 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 580 secs. Pages in use: 561
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-01: AG false state space[0m
[[35mlola[0m][.] [1m[32mSimpleLoadBal-PT-15-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSimpleLoadBal-PT-15-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-15: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 75/309 76/2000 SimpleLoadBal-PT-15-LTLFireability-04 11906400 m, 147398 m/sec, 25163835 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 585 secs. Pages in use: 570
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-01: AG false state space[0m
[[35mlola[0m][.] [1m[32mSimpleLoadBal-PT-15-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mSimpleLoadBal-PT-15-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSimpleLoadBal-PT-15-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SimpleLoadBal-PT-15-LTLFireability-15: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 80/309 81/2000 SimpleLoadBal-PT-15-LTLFireability-04 12630550 m, 144830 m/sec, 26763290 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 590 secs. Pages in use: 578
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
/home/mcc/BenchKit/BenchKit_head.sh: line 23: 407 Killed $BK_TOOL --conf=/home/mcc/BenchKit/bin/myconf --formula=$BK_EXAMINATION.xml $LOLA_TIMELIMIT $LOLA_MEMLIMIT model.pnml
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="SimpleLoadBal-PT-15"
export BK_EXAMINATION="LTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is SimpleLoadBal-PT-15, examination is LTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r379-smll-171683812000172"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/SimpleLoadBal-PT-15.tgz
mv SimpleLoadBal-PT-15 execution
cd execution
if [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "UpperBounds" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] || [ "LTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;